6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-21 00:32:23 +00:00
Code Issues Projects Releases Wiki Activity

Match pattern operand names to expected encoding field names. This corrects the

Browse Source 
operand encoding ordering of the instruction.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120852 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-12-03 23:21:25 +00:00
parent 4fa102b84e
commit 1b555d9f96
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/ARMInstrThumb.td
View File

@ -931,8 +931,8 @@ def tCMPhir : T1pI<(outs), (ins GPR:$Rn, GPR:$Rm), IIC_iCMPr,
let Inst{6-3} = Rm; let Inst{6-3} = Rm;
let Inst{2-0} = Rn{2-0}; let Inst{2-0} = Rn{2-0};
} }
def tCMPzhir : T1pI<(outs), (ins GPR:$lhs, GPR:$rhs), IIC_iCMPr, def tCMPzhir : T1pI<(outs), (ins GPR:$Rn, GPR:$Rm), IIC_iCMPr,
"cmp", "\t$lhs, $rhs", []>, "cmp", "\t$Rn, $Rm", []>,
T1Special<{0,1,?,?}> { T1Special<{0,1,?,?}> {
// A8.6.36 T2 // A8.6.36 T2
bits<4> Rm; bits<4> Rm;