mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-18 10:31:57 +00:00
Match pattern operand names to expected encoding field names. This corrects the
operand encoding ordering of the instruction. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120852 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
4fa102b84e
commit
1b555d9f96
@ -931,8 +931,8 @@ def tCMPhir : T1pI<(outs), (ins GPR:$Rn, GPR:$Rm), IIC_iCMPr,
|
||||
let Inst{6-3} = Rm;
|
||||
let Inst{2-0} = Rn{2-0};
|
||||
}
|
||||
def tCMPzhir : T1pI<(outs), (ins GPR:$lhs, GPR:$rhs), IIC_iCMPr,
|
||||
"cmp", "\t$lhs, $rhs", []>,
|
||||
def tCMPzhir : T1pI<(outs), (ins GPR:$Rn, GPR:$Rm), IIC_iCMPr,
|
||||
"cmp", "\t$Rn, $Rm", []>,
|
||||
T1Special<{0,1,?,?}> {
|
||||
// A8.6.36 T2
|
||||
bits<4> Rm;
|
||||
|
Loading…
Reference in New Issue
Block a user