mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-24 09:29:42 +00:00
Thumb assembly parsing and encoding for LSL(immediate).
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@138063 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
05b0156734
commit
1b7b68f087
@ -970,7 +970,7 @@ def tEOR : // A8.6.45
|
||||
|
||||
// LSL immediate
|
||||
def tLSLri : // A8.6.88
|
||||
T1sIGenEncodeImm<{0,0,0,?,?}, (outs tGPR:$Rd), (ins tGPR:$Rm, i32imm:$imm5),
|
||||
T1sIGenEncodeImm<{0,0,0,?,?}, (outs tGPR:$Rd), (ins tGPR:$Rm, imm0_31:$imm5),
|
||||
IIC_iMOVsi,
|
||||
"lsl", "\t$Rd, $Rm, $imm5",
|
||||
[(set tGPR:$Rd, (shl tGPR:$Rm, (i32 imm:$imm5)))]> {
|
||||
|
@ -2728,7 +2728,7 @@ StringRef ARMAsmParser::splitMnemonic(StringRef Mnemonic,
|
||||
// predicated but do have a carry-set and so weren't caught above.
|
||||
if (Mnemonic != "adcs" && Mnemonic != "bics" && Mnemonic != "movs" &&
|
||||
Mnemonic != "muls" && Mnemonic != "smlals" && Mnemonic != "smulls" &&
|
||||
Mnemonic != "umlals" && Mnemonic != "umulls") {
|
||||
Mnemonic != "umlals" && Mnemonic != "umulls" && Mnemonic != "lsls") {
|
||||
unsigned CC = StringSwitch<unsigned>(Mnemonic.substr(Mnemonic.size()-2))
|
||||
.Case("eq", ARMCC::EQ)
|
||||
.Case("ne", ARMCC::NE)
|
||||
|
@ -260,3 +260,13 @@ _func:
|
||||
|
||||
@ CHECK: ldrsb r6, [r2, r6] @ encoding: [0x96,0x57]
|
||||
@ CHECK: ldrsh r3, [r7, r1] @ encoding: [0x7b,0x5e]
|
||||
|
||||
|
||||
@------------------------------------------------------------------------------
|
||||
@ LSL (immediate)
|
||||
@------------------------------------------------------------------------------
|
||||
lsls r4, r5, #0
|
||||
lsls r4, r5, #4
|
||||
|
||||
@ CHECK: lsls r4, r5, #0 @ encoding: [0x2c,0x00]
|
||||
@ CHECK: lsls r4, r5, #4 @ encoding: [0x2c,0x01]
|
||||
|
@ -49,3 +49,14 @@ error: invalid operand for instruction
|
||||
@ CHECK-ERRORS: error: writeback operator '!' expected
|
||||
@ CHECK-ERRORS: ldm r2, {r5, r7}
|
||||
@ CHECK-ERRORS: ^
|
||||
|
||||
|
||||
@ Out of range immediates for LSL instruction.
|
||||
lsls r4, r5, #-1
|
||||
lsls r4, r5, #32
|
||||
@ CHECK-ERRORS: error: invalid operand for instruction
|
||||
@ CHECK-ERRORS: lsls r4, r5, #-1
|
||||
@ CHECK-ERRORS: ^
|
||||
@ CHECK-ERRORS: error: invalid operand for instruction
|
||||
@ CHECK-ERRORS: lsls r4, r5, #32
|
||||
@ CHECK-ERRORS: ^
|
||||
|
Loading…
Reference in New Issue
Block a user