6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-05 13:26:55 +00:00
Code Issues Projects Releases Wiki Activity

Add new TableGen instruction definitions

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7537 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2003-08-03 21:54:21 +00:00
parent 5302e28adb
commit 1cca5e3a29
2 changed files with 453 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/X86/X86.td
View File

@@ -19,7 +19,18 @@ include "X86RegisterInfo.td"
// Instruction Descriptions
//===----------------------------------------------------------------------===//
include "X86InstrInfo.td"
def X86InstrInfo : InstrInfo {
set PHIInst = PHI;
set NOOPInst = NOOP;
// Define how we want to layout our TargetSpecific information field... This
// should be kept up-to-date with the fields in the X86InstrInfo.h file.
set TSFlagsFields = ["FormBits", "isVoid", "hasOpSizePrefix", "Prefix",
"TypeBits", "FPFormBits", "printImplicitUses", "Opcode"];
set TSFlagsShifts = [ 0, 5, 6, 7,
11, 14, 17, 18];
}
def X86 : Target {