mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-19 17:24:57 +00:00
MIR Serialization: Serialize the virtual register operands.
Reviewers: Duncan P. N. Exon Smith Differential Revision: http://reviews.llvm.org/D11005 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@241959 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -102,9 +102,11 @@ public:
|
||||
const yaml::MachineBasicBlock &YamlMBB,
|
||||
const PerFunctionMIParsingState &PFS);
|
||||
|
||||
bool initializeRegisterInfo(const MachineFunction &MF,
|
||||
MachineRegisterInfo &RegInfo,
|
||||
const yaml::MachineFunction &YamlMF);
|
||||
bool
|
||||
initializeRegisterInfo(const MachineFunction &MF,
|
||||
MachineRegisterInfo &RegInfo,
|
||||
const yaml::MachineFunction &YamlMF,
|
||||
DenseMap<unsigned, unsigned> &VirtualRegisterSlots);
|
||||
|
||||
bool initializeFrameInfo(MachineFrameInfo &MFI,
|
||||
const yaml::MachineFunction &YamlMF);
|
||||
@@ -258,12 +260,13 @@ bool MIRParserImpl::initializeMachineFunction(MachineFunction &MF) {
|
||||
MF.setAlignment(YamlMF.Alignment);
|
||||
MF.setExposesReturnsTwice(YamlMF.ExposesReturnsTwice);
|
||||
MF.setHasInlineAsm(YamlMF.HasInlineAsm);
|
||||
if (initializeRegisterInfo(MF, MF.getRegInfo(), YamlMF))
|
||||
PerFunctionMIParsingState PFS;
|
||||
if (initializeRegisterInfo(MF, MF.getRegInfo(), YamlMF,
|
||||
PFS.VirtualRegisterSlots))
|
||||
return true;
|
||||
if (initializeFrameInfo(*MF.getFrameInfo(), YamlMF))
|
||||
return true;
|
||||
|
||||
PerFunctionMIParsingState PFS;
|
||||
const auto &F = *MF.getFunction();
|
||||
for (const auto &YamlMBB : YamlMF.BasicBlocks) {
|
||||
const BasicBlock *BB = nullptr;
|
||||
@@ -330,7 +333,8 @@ bool MIRParserImpl::initializeMachineBasicBlock(
|
||||
|
||||
bool MIRParserImpl::initializeRegisterInfo(
|
||||
const MachineFunction &MF, MachineRegisterInfo &RegInfo,
|
||||
const yaml::MachineFunction &YamlMF) {
|
||||
const yaml::MachineFunction &YamlMF,
|
||||
DenseMap<unsigned, unsigned> &VirtualRegisterSlots) {
|
||||
assert(RegInfo.isSSA());
|
||||
if (!YamlMF.IsSSA)
|
||||
RegInfo.leaveSSA();
|
||||
@@ -346,9 +350,10 @@ bool MIRParserImpl::initializeRegisterInfo(
|
||||
return error(VReg.Class.SourceRange.Start,
|
||||
Twine("use of undefined register class '") +
|
||||
VReg.Class.Value + "'");
|
||||
// TODO: create the mapping from IDs to registers so that the virtual
|
||||
// register references can be parsed correctly.
|
||||
RegInfo.createVirtualRegister(RC);
|
||||
unsigned Reg = RegInfo.createVirtualRegister(RC);
|
||||
// TODO: Report an error when the same virtual register with the same ID is
|
||||
// redefined.
|
||||
VirtualRegisterSlots.insert(std::make_pair(VReg.ID, Reg));
|
||||
}
|
||||
return false;
|
||||
}
|
||||
|
Reference in New Issue
Block a user