mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-18 12:29:21 +00:00
When creating CopyFromReg nodes, always use legal types. And use the
correct types for the result vector, even though it is currently bitcasted to a different type immediately. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37568 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
f19f6bb31e
commit
2046e12f02
@ -772,7 +772,7 @@ SDOperand SelectionDAGLowering::getValue(const Value *V) {
|
||||
// If the register was promoted, use TRUNCATE or FP_ROUND as appropriate.
|
||||
for (unsigned i = 0; i != NE; ++i) {
|
||||
SDOperand Op = DAG.getCopyFromReg(DAG.getEntryNode(), InReg++,
|
||||
PTyElementVT);
|
||||
PTyLegalElementVT);
|
||||
if (MVT::isFloatingPoint(PTyElementVT))
|
||||
Op = DAG.getNode(ISD::FP_ROUND, PTyElementVT, Op);
|
||||
else
|
||||
@ -782,17 +782,17 @@ SDOperand SelectionDAGLowering::getValue(const Value *V) {
|
||||
} else {
|
||||
// If the register was expanded, use BUILD_PAIR.
|
||||
assert((NE & 1) == 0 && "Must expand into a multiple of 2 elements!");
|
||||
for (unsigned i = 0; i != NE/2; ++i) {
|
||||
for (unsigned i = 0; i != NE; ++i) {
|
||||
SDOperand Op0 = DAG.getCopyFromReg(DAG.getEntryNode(), InReg++,
|
||||
PTyElementVT);
|
||||
PTyLegalElementVT);
|
||||
SDOperand Op1 = DAG.getCopyFromReg(DAG.getEntryNode(), InReg++,
|
||||
PTyElementVT);
|
||||
Ops.push_back(DAG.getNode(ISD::BUILD_PAIR, VT, Op0, Op1));
|
||||
PTyLegalElementVT);
|
||||
Ops.push_back(DAG.getNode(ISD::BUILD_PAIR, PTyElementVT, Op0, Op1));
|
||||
}
|
||||
}
|
||||
|
||||
Ops.push_back(DAG.getConstant(NE, MVT::i32));
|
||||
Ops.push_back(DAG.getValueType(PTyLegalElementVT));
|
||||
Ops.push_back(DAG.getValueType(PTyElementVT));
|
||||
N = DAG.getNode(ISD::VBUILD_VECTOR, MVT::Vector, &Ops[0], Ops.size());
|
||||
|
||||
// Finally, use a VBIT_CONVERT to make this available as the appropriate
|
||||
|
Loading…
Reference in New Issue
Block a user