6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-19 01:34:32 +00:00
Code Issues Projects Releases Wiki Activity

Fix T2TwoRegImm and use it for t2ADDrSPi12 and friends.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121314 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-12-08 23:24:29 +00:00
parent 0062db8b4f
commit 20e0fa698d
1 changed files with 9 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
lib/Target/ARM/ARMInstrThumb2.td
View File

@ -285,9 +285,13 @@ class T2TwoRegImm<dag oops, dag iops, InstrItinClass itin,
: T2I<oops, iops, itin, opc, asm, pattern> { : T2I<oops, iops, itin, opc, asm, pattern> {
bits<4> Rd; bits<4> Rd;
bits<4> Rn; bits<4> Rn;
bits<12> imm;
let Inst{11-8} = Rd; let Inst{11-8} = Rd;
let Inst{3-0} = Rn; let Inst{19-16} = Rn;
let Inst{26} = imm{11};
let Inst{14-12} = imm{10-8};
let Inst{7-0} = imm{7-0};
} }
class T2sTwoRegImm<dag oops, dag iops, InstrItinClass itin, class T2sTwoRegImm<dag oops, dag iops, InstrItinClass itin,
@ -1159,18 +1163,12 @@ def t2ADDrSPi : T2sTwoRegImm<(outs GPR:$Rd), (ins GPR:$sp, t2_so_imm:$imm),
let Inst{19-16} = 0b1101; // Rn = sp let Inst{19-16} = 0b1101; // Rn = sp
let Inst{15} = 0; let Inst{15} = 0;
} }
def t2ADDrSPi12 : T2I<(outs GPR:$Rd), (ins GPR:$sp, imm0_4095:$imm), def t2ADDrSPi12 : T2TwoRegImm<(outs GPR:$Rd), (ins GPR:$Rn, imm0_4095:$imm),
IIC_iALUi, "addw", "\t$Rd, $sp, $imm", []> { IIC_iALUi, "addw", "\t$Rd, $Rn, $imm", []> {
bits<4> Rd;
bits<12> imm;
let Inst{31-27} = 0b11110; let Inst{31-27} = 0b11110;
let Inst{26} = imm{11};
let Inst{25-20} = 0b100000; let Inst{25-20} = 0b100000;
let Inst{19-16} = 0b1101; // Rn = sp let Inst{19-16} = 0b1101; // Rn = sp
let Inst{15} = 0; let Inst{15} = 0;
let Inst{14-12} = imm{10-8};
let Inst{11-8} = Rd;
let Inst{7-0} = imm{7-0};
} }
// ADD r, sp, so_reg // ADD r, sp, so_reg
@ -1180,7 +1178,6 @@ def t2ADDrSPs : T2sTwoRegShiftedReg<
let Inst{31-27} = 0b11101; let Inst{31-27} = 0b11101;
let Inst{26-25} = 0b01; let Inst{26-25} = 0b01;
let Inst{24-21} = 0b1000; let Inst{24-21} = 0b1000;
let Inst{19-16} = 0b1101; // Rn = sp
let Inst{15} = 0; let Inst{15} = 0;
} }
@ -1193,18 +1190,11 @@ def t2SUBrSPi : T2sTwoRegImm<(outs GPR:$Rd), (ins GPR:$sp, t2_so_imm:$imm),
let Inst{19-16} = 0b1101; // Rn = sp let Inst{19-16} = 0b1101; // Rn = sp
let Inst{15} = 0; let Inst{15} = 0;
} }
def t2SUBrSPi12 : T2I<(outs GPR:$Rd), (ins GPR:$sp, imm0_4095:$imm), def t2SUBrSPi12 : T2TwoRegImm<(outs GPR:$Rd), (ins GPR:$Rn, imm0_4095:$imm),
IIC_iALUi, "subw", "\t$Rd, $sp, $imm", []> { IIC_iALUi, "subw", "\t$Rd, $Rn, $imm", []> {
bits<4> Rd;
bits<12> imm;
let Inst{31-27} = 0b11110; let Inst{31-27} = 0b11110;
let Inst{26} = imm{11};
let Inst{25-20} = 0b101010; let Inst{25-20} = 0b101010;
let Inst{19-16} = 0b1101; // Rn = sp
let Inst{15} = 0; let Inst{15} = 0;
let Inst{14-12} = imm{10-8};
let Inst{11-8} = Rd;
let Inst{7-0} = imm{7-0};
} }
// SUB r, sp, so_reg // SUB r, sp, so_reg