6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-18 11:24:01 +00:00
Code Issues Projects Releases Wiki Activity

Handle IMPLICIT_DEF with isUndef operand marker, part 2. This patch moves the code to annotate machineoperands to LiveIntervalAnalysis. It also add markers for implicit_def that define physical registers. The rest, is just a lot of details.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74580 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2009-07-01 01:59:31 +00:00
parent 5bcc8bd0c6
commit 2578ba26e7
13 changed files with 443 additions and 62 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
lib/CodeGen/RegAllocLinearScan.cpp
View File

@ -545,26 +545,6 @@ void RALinScan::linearScan()
if (!isPhys && vrm_->getPreSplitReg(cur.reg))
continue;
// A register defined by an implicit_def can be liveout the def BB and livein
// to a use BB. Add it to the livein set of the use BB's.
if (!isPhys && cur.empty()) {
if (MachineInstr *DefMI = mri_->getVRegDef(cur.reg)) {
assert(DefMI->getOpcode() == TargetInstrInfo::IMPLICIT_DEF);
MachineBasicBlock *DefMBB = DefMI->getParent();
SmallPtrSet<MachineBasicBlock*, 4> Seen;
Seen.insert(DefMBB);
for (MachineRegisterInfo::reg_iterator ri = mri_->reg_begin(cur.reg),
re = mri_->reg_end(); ri != re; ++ri) {
MachineInstr *UseMI = &*ri;
MachineBasicBlock *UseMBB = UseMI->getParent();
if (Seen.insert(UseMBB)) {
assert(TargetRegisterInfo::isPhysicalRegister(Reg) &&
"Adding a virtual register to livein set?");
UseMBB->addLiveIn(Reg);
}
}
}
}
for (LiveInterval::Ranges::const_iterator I = cur.begin(), E = cur.end();
I != E; ++I) {
const LiveRange &LR = *I;
@ -905,17 +885,6 @@ void RALinScan::assignRegOrStackSlotAtInterval(LiveInterval* cur)
DOUT << tri_->getName(physReg) << '\n';
// Note the register is not really in use.
vrm_->assignVirt2Phys(cur->reg, physReg);
// Since the register allocator is allowed to assign this virtual register
// physical register that overlaps other live intervals. Mark these
// operands as "Undef" which means later passes, e.g. register scavenger
// can ignore them.
for (MachineRegisterInfo::reg_iterator RI = mri_->reg_begin(cur->reg),
RE = mri_->reg_end(); RI != RE; ++RI) {
MachineOperand &MO = RI.getOperand();
MO.setIsUndef();
if (MO.isKill())
MO.setIsKill(false);
}
return;
}