6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-12 17:32:19 +00:00
Code Issues Projects Releases Wiki Activity

Sign-extend 32-bit integer arguments when they are passed in 64-bit registers,

Browse Source 
which is what N32/64 does.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@148875 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2012-01-24 23:18:43 +00:00
parent 08067b26f7
commit 25dae8f4a3
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Mips/MipsISelLowering.cpp
View File

@ -2299,7 +2299,10 @@ MipsTargetLowering::LowerCall(SDValue InChain, SDValue Callee,
Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, LocVT, Arg);
break;
case CCValAssign::AExt:
Arg = DAG.getNode(ISD::ANY_EXTEND, dl, LocVT, Arg);
if (ValVT == MVT::i32)
Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, LocVT, Arg);
else
Arg = DAG.getNode(ISD::ANY_EXTEND, dl, LocVT, Arg);
break;
}