mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-13 20:32:21 +00:00
[DAGCombiner] Added CTLZ vector constant folding support.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@239305 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Simon Pilgrim
parent
7b4fbad146
commit
298222a930
@ -4769,7 +4769,7 @@ SDValue DAGCombiner::visitCTLZ(SDNode *N) {
|
||||
EVT VT = N->getValueType(0);
|
||||
|
||||
// fold (ctlz c1) -> c2
|
||||
if (isa<ConstantSDNode>(N0))
|
||||
if (isConstantIntBuildVectorOrConstantInt(N0))
|
||||
return DAG.getNode(ISD::CTLZ, SDLoc(N), VT, N0);
|
||||
return SDValue();
|
||||
}
|
||||
@ -4779,7 +4779,7 @@ SDValue DAGCombiner::visitCTLZ_ZERO_UNDEF(SDNode *N) {
|
||||
EVT VT = N->getValueType(0);
|
||||
|
||||
// fold (ctlz_zero_undef c1) -> c2
|
||||
if (isa<ConstantSDNode>(N0))
|
||||
if (isConstantIntBuildVectorOrConstantInt(N0))
|
||||
return DAG.getNode(ISD::CTLZ_ZERO_UNDEF, SDLoc(N), VT, N0);
|
||||
return SDValue();
|
||||
}
|
||||
|
||||
@ -2911,6 +2911,8 @@ SDValue SelectionDAG::getNode(unsigned Opcode, SDLoc DL,
|
||||
case ISD::TRUNCATE:
|
||||
case ISD::UINT_TO_FP:
|
||||
case ISD::SINT_TO_FP:
|
||||
case ISD::CTLZ:
|
||||
case ISD::CTLZ_ZERO_UNDEF:
|
||||
case ISD::CTTZ:
|
||||
case ISD::CTTZ_ZERO_UNDEF:
|
||||
case ISD::CTPOP: {
|
||||
|
||||
129
test/CodeGen/X86/vector-lzcnt-128.ll
Normal file
129
test/CodeGen/X86/vector-lzcnt-128.ll
Normal file
@ -0,0 +1,129 @@
|
||||
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 | FileCheck %s --check-prefix=ALL --check-prefix=SSE --check-prefix=SSE2
|
||||
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -mattr=+sse3 | FileCheck %s --check-prefix=ALL --check-prefix=SSE --check-prefix=SSE3
|
||||
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -mattr=+ssse3 | FileCheck %s --check-prefix=ALL --check-prefix=SSE --check-prefix=SSSE3
|
||||
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -mattr=+sse4.1 | FileCheck %s --check-prefix=ALL --check-prefix=SSE --check-prefix=SSE41
|
||||
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -mattr=+avx | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX1
|
||||
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -mattr=+avx2 | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX2
|
||||
|
||||
target triple = "x86_64-unknown-unknown"
|
||||
|
||||
define <2 x i64> @foldv2i64() {
|
||||
; SSE-LABEL: foldv2i64:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movl $55, %eax
|
||||
; SSE-NEXT: movd %rax, %xmm0
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv2i64:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: movl $55, %eax
|
||||
; AVX-NEXT: vmovq %rax, %xmm0
|
||||
; AVX-NEXT: retq
|
||||
%out = call <2 x i64> @llvm.ctlz.v2i64(<2 x i64> <i64 256, i64 -1>, i1 0)
|
||||
ret <2 x i64> %out
|
||||
}
|
||||
|
||||
define <2 x i64> @foldv2i64u() {
|
||||
; SSE-LABEL: foldv2i64u:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movl $55, %eax
|
||||
; SSE-NEXT: movd %rax, %xmm0
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv2i64u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: movl $55, %eax
|
||||
; AVX-NEXT: vmovq %rax, %xmm0
|
||||
; AVX-NEXT: retq
|
||||
%out = call <2 x i64> @llvm.ctlz.v2i64(<2 x i64> <i64 256, i64 -1>, i1 -1)
|
||||
ret <2 x i64> %out
|
||||
}
|
||||
|
||||
define <4 x i32> @foldv4i32() {
|
||||
; SSE-LABEL: foldv4i32:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movaps {{.*#+}} xmm0 = [23,0,32,24]
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv4i32:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} xmm0 = [23,0,32,24]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> <i32 256, i32 -1, i32 0, i32 255>, i1 0)
|
||||
ret <4 x i32> %out
|
||||
}
|
||||
|
||||
define <4 x i32> @foldv4i32u() {
|
||||
; SSE-LABEL: foldv4i32u:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movaps {{.*#+}} xmm0 = [23,0,32,24]
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv4i32u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} xmm0 = [23,0,32,24]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> <i32 256, i32 -1, i32 0, i32 255>, i1 -1)
|
||||
ret <4 x i32> %out
|
||||
}
|
||||
|
||||
define <8 x i16> @foldv8i16() {
|
||||
; SSE-LABEL: foldv8i16:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movaps {{.*#+}} xmm0 = [7,0,16,8,16,13,11,9]
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv8i16:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} xmm0 = [7,0,16,8,16,13,11,9]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> <i16 256, i16 -1, i16 0, i16 255, i16 -65536, i16 7, i16 24, i16 88>, i1 0)
|
||||
ret <8 x i16> %out
|
||||
}
|
||||
|
||||
define <8 x i16> @foldv8i16u() {
|
||||
; SSE-LABEL: foldv8i16u:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movaps {{.*#+}} xmm0 = [7,0,16,8,16,13,11,9]
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv8i16u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} xmm0 = [7,0,16,8,16,13,11,9]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <8 x i16> @llvm.ctlz.v8i16(<8 x i16> <i16 256, i16 -1, i16 0, i16 255, i16 -65536, i16 7, i16 24, i16 88>, i1 -1)
|
||||
ret <8 x i16> %out
|
||||
}
|
||||
|
||||
define <16 x i8> @foldv16i8() {
|
||||
; SSE-LABEL: foldv16i8:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movaps {{.*#+}} xmm0 = [8,0,8,0,8,5,3,1,0,0,7,6,5,4,3,2]
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv16i8:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} xmm0 = [8,0,8,0,8,5,3,1,0,0,7,6,5,4,3,2]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> <i8 256, i8 -1, i8 0, i8 255, i8 -65536, i8 7, i8 24, i8 88, i8 -2, i8 254, i8 1, i8 2, i8 4, i8 8, i8 16, i8 32>, i1 0)
|
||||
ret <16 x i8> %out
|
||||
}
|
||||
|
||||
define <16 x i8> @foldv16i8u() {
|
||||
; SSE-LABEL: foldv16i8u:
|
||||
; SSE: # BB#0:
|
||||
; SSE-NEXT: movaps {{.*#+}} xmm0 = [8,0,8,0,8,5,3,1,0,0,7,6,5,4,3,2]
|
||||
; SSE-NEXT: retq
|
||||
;
|
||||
; AVX-LABEL: foldv16i8u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} xmm0 = [8,0,8,0,8,5,3,1,0,0,7,6,5,4,3,2]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <16 x i8> @llvm.ctlz.v16i8(<16 x i8> <i8 256, i8 -1, i8 0, i8 255, i8 -65536, i8 7, i8 24, i8 88, i8 -2, i8 254, i8 1, i8 2, i8 4, i8 8, i8 16, i8 32>, i1 -1)
|
||||
ret <16 x i8> %out
|
||||
}
|
||||
|
||||
declare <2 x i64> @llvm.ctlz.v2i64(<2 x i64>, i1)
|
||||
declare <4 x i32> @llvm.ctlz.v4i32(<4 x i32>, i1)
|
||||
declare <8 x i16> @llvm.ctlz.v8i16(<8 x i16>, i1)
|
||||
declare <16 x i8> @llvm.ctlz.v16i8(<16 x i8>, i1)
|
||||
81
test/CodeGen/X86/vector-lzcnt-256.ll
Normal file
81
test/CodeGen/X86/vector-lzcnt-256.ll
Normal file
@ -0,0 +1,81 @@
|
||||
; RUN: llc < %s -mcpu=x86-64 -mattr=+avx | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX1
|
||||
; RUN: llc < %s -mcpu=x86-64 -mattr=+avx2 | FileCheck %s --check-prefix=ALL --check-prefix=AVX --check-prefix=AVX2
|
||||
|
||||
target triple = "x86_64-unknown-unknown"
|
||||
|
||||
define <4 x i64> @foldv4i64() {
|
||||
; AVX-LABEL: foldv4i64:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [55,0,64,56]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <4 x i64> @llvm.ctlz.v4i64(<4 x i64> <i64 256, i64 -1, i64 0, i64 255>, i1 0)
|
||||
ret <4 x i64> %out
|
||||
}
|
||||
|
||||
define <4 x i64> @foldv4i64u() {
|
||||
; AVX-LABEL: foldv4i64u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [55,0,64,56]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <4 x i64> @llvm.ctlz.v4i64(<4 x i64> <i64 256, i64 -1, i64 0, i64 255>, i1 -1)
|
||||
ret <4 x i64> %out
|
||||
}
|
||||
|
||||
define <8 x i32> @foldv8i32() {
|
||||
; AVX-LABEL: foldv8i32:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [23,0,32,24,0,29,27,25]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <8 x i32> @llvm.ctlz.v8i32(<8 x i32> <i32 256, i32 -1, i32 0, i32 255, i32 -65536, i32 7, i32 24, i32 88>, i1 0)
|
||||
ret <8 x i32> %out
|
||||
}
|
||||
|
||||
define <8 x i32> @foldv8i32u() {
|
||||
; AVX-LABEL: foldv8i32u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [23,0,32,24,0,29,27,25]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <8 x i32> @llvm.ctlz.v8i32(<8 x i32> <i32 256, i32 -1, i32 0, i32 255, i32 -65536, i32 7, i32 24, i32 88>, i1 -1)
|
||||
ret <8 x i32> %out
|
||||
}
|
||||
|
||||
define <16 x i16> @foldv16i16() {
|
||||
; AVX-LABEL: foldv16i16:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [7,0,16,8,16,13,11,9,0,8,15,14,13,12,11,10]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <16 x i16> @llvm.ctlz.v16i16(<16 x i16> <i16 256, i16 -1, i16 0, i16 255, i16 -65536, i16 7, i16 24, i16 88, i16 -2, i16 254, i16 1, i16 2, i16 4, i16 8, i16 16, i16 32>, i1 0)
|
||||
ret <16 x i16> %out
|
||||
}
|
||||
|
||||
define <16 x i16> @foldv16i16u() {
|
||||
; AVX-LABEL: foldv16i16u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [7,0,16,8,16,13,11,9,0,8,15,14,13,12,11,10]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <16 x i16> @llvm.ctlz.v16i16(<16 x i16> <i16 256, i16 -1, i16 0, i16 255, i16 -65536, i16 7, i16 24, i16 88, i16 -2, i16 254, i16 1, i16 2, i16 4, i16 8, i16 16, i16 32>, i1 -1)
|
||||
ret <16 x i16> %out
|
||||
}
|
||||
|
||||
define <32 x i8> @foldv32i8() {
|
||||
; AVX-LABEL: foldv32i8:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [8,0,8,0,8,5,3,1,0,0,7,6,5,4,3,2,1,0,8,8,0,0,0,0,0,0,0,0,6,5,5,1]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <32 x i8> @llvm.ctlz.v32i8(<32 x i8> <i8 256, i8 -1, i8 0, i8 255, i8 -65536, i8 7, i8 24, i8 88, i8 -2, i8 254, i8 1, i8 2, i8 4, i8 8, i8 16, i8 32, i8 64, i8 128, i8 256, i8 -256, i8 -128, i8 -64, i8 -32, i8 -16, i8 -8, i8 -4, i8 -2, i8 -1, i8 3, i8 5, i8 7, i8 127>, i1 0)
|
||||
ret <32 x i8> %out
|
||||
}
|
||||
|
||||
define <32 x i8> @foldv32i8u() {
|
||||
; AVX-LABEL: foldv32i8u:
|
||||
; AVX: # BB#0:
|
||||
; AVX-NEXT: vmovaps {{.*#+}} ymm0 = [8,0,8,0,8,5,3,1,0,0,7,6,5,4,3,2,1,0,8,8,0,0,0,0,0,0,0,0,6,5,5,1]
|
||||
; AVX-NEXT: retq
|
||||
%out = call <32 x i8> @llvm.ctlz.v32i8(<32 x i8> <i8 256, i8 -1, i8 0, i8 255, i8 -65536, i8 7, i8 24, i8 88, i8 -2, i8 254, i8 1, i8 2, i8 4, i8 8, i8 16, i8 32, i8 64, i8 128, i8 256, i8 -256, i8 -128, i8 -64, i8 -32, i8 -16, i8 -8, i8 -4, i8 -2, i8 -1, i8 3, i8 5, i8 7, i8 127>, i1 -1)
|
||||
ret <32 x i8> %out
|
||||
}
|
||||
|
||||
declare <4 x i64> @llvm.ctlz.v4i64(<4 x i64>, i1)
|
||||
declare <8 x i32> @llvm.ctlz.v8i32(<8 x i32>, i1)
|
||||
declare <16 x i16> @llvm.ctlz.v16i16(<16 x i16>, i1)
|
||||
declare <32 x i8> @llvm.ctlz.v32i8(<32 x i8>, i1)
|
||||
Loading…
Reference in New Issue
Block a user