6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-15 22:28:18 +00:00
Code Issues Projects Releases Wiki Activity

Add proper PWS impdef's

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76027 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov
2009-07-16 14:22:30 +00:00
parent da723d7d91
commit 299dc78d67
2 changed files with 51 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/SystemZ/SystemZISelLowering.cpp
View File

@@ -68,6 +68,7 @@ SystemZTargetLowering::SystemZTargetLowering(SystemZTargetMachine &tm) :
setLoadExtAction(ISD::SEXTLOAD, MVT::f32, Promote); setLoadExtAction(ISD::SEXTLOAD, MVT::f32, Promote);
setLoadExtAction(ISD::ZEXTLOAD, MVT::f32, Promote); setLoadExtAction(ISD::ZEXTLOAD, MVT::f32, Promote);
setLoadExtAction(ISD::EXTLOAD, MVT::f32, Promote); setLoadExtAction(ISD::EXTLOAD, MVT::f32, Promote);
setLoadExtAction(ISD::SEXTLOAD, MVT::f64, Promote); setLoadExtAction(ISD::SEXTLOAD, MVT::f64, Promote);
setLoadExtAction(ISD::ZEXTLOAD, MVT::f64, Promote); setLoadExtAction(ISD::ZEXTLOAD, MVT::f64, Promote);
setLoadExtAction(ISD::EXTLOAD, MVT::f64, Promote); setLoadExtAction(ISD::EXTLOAD, MVT::f64, Promote);

71
lib/Target/SystemZ/SystemZInstrFP.td
View File

@@ -69,53 +69,67 @@ def FMOV64mry : Pseudo<(outs), (ins rriaddr:$dst, FP64:$src),
// Arithmetic Instructions // Arithmetic Instructions
let isTwoAddress = 1 in { let isTwoAddress = 1 in {
let Defs = [PSW] in {
def FNEG32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src), def FNEG32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src),
"lcebr\t{$dst}", "lcebr\t{$dst}",
[(set FP32:$dst, (fneg FP32:$src))]>; [(set FP32:$dst, (fneg FP32:$src)),
(implicit PSW)]>;
def FNEG64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src), def FNEG64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src),
"lcdbr\t{$dst}", "lcdbr\t{$dst}",
[(set FP64:$dst, (fneg FP64:$src))]>; [(set FP64:$dst, (fneg FP64:$src)),
(implicit PSW)]>;
// FIXME: Add peephole for fneg(fabs) => load negative // FIXME: Add peephole for fneg(fabs) => load negative
def FABS32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src), def FABS32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src),
"lpebr\t{$dst}", "lpebr\t{$dst}",
[(set FP32:$dst, (fabs FP32:$src))]>; [(set FP32:$dst, (fabs FP32:$src)),
(implicit PSW)]>;
def FABS64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src), def FABS64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src),
"lpdbr\t{$dst}", "lpdbr\t{$dst}",
[(set FP64:$dst, (fabs FP64:$src))]>; [(set FP64:$dst, (fabs FP64:$src)),
(implicit PSW)]>;
let isCommutable = 1 in { // X = ADD Y, Z == X = ADD Z, Y let isCommutable = 1 in { // X = ADD Y, Z == X = ADD Z, Y
def FADD32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2), def FADD32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2),
"aebr\t{$dst, $src2}", "aebr\t{$dst, $src2}",
[(set FP32:$dst, (fadd FP32:$src1, FP32:$src2))]>; [(set FP32:$dst, (fadd FP32:$src1, FP32:$src2)),
(implicit PSW)]>;
def FADD64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src1, FP64:$src2), def FADD64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src1, FP64:$src2),
"adbr\t{$dst, $src2}", "adbr\t{$dst, $src2}",
[(set FP64:$dst, (fadd FP64:$src1, FP64:$src2))]>; [(set FP64:$dst, (fadd FP64:$src1, FP64:$src2)),
(implicit PSW)]>;
} }
def FADD32rm : Pseudo<(outs FP32:$dst), (ins FP32:$src1, rriaddr:$src2), def FADD32rm : Pseudo<(outs FP32:$dst), (ins FP32:$src1, rriaddr:$src2),
"aeb\t{$dst, $src2}", "aeb\t{$dst, $src2}",
[(set FP32:$dst, (fadd FP32:$src1, (load rriaddr:$src2)))]>; [(set FP32:$dst, (fadd FP32:$src1, (load rriaddr:$src2))),
(implicit PSW)]>;
def FADD64rm : Pseudo<(outs FP64:$dst), (ins FP64:$src1, rriaddr:$src2), def FADD64rm : Pseudo<(outs FP64:$dst), (ins FP64:$src1, rriaddr:$src2),
"adb\t{$dst, $src2}", "adb\t{$dst, $src2}",
[(set FP64:$dst, (fadd FP64:$src1, (load rriaddr:$src2)))]>; [(set FP64:$dst, (fadd FP64:$src1, (load rriaddr:$src2))),
(implicit PSW)]>;
def FSUB32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2), def FSUB32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2),
"sebr\t{$dst, $src2}", "sebr\t{$dst, $src2}",
[(set FP32:$dst, (fsub FP32:$src1, FP32:$src2))]>; [(set FP32:$dst, (fsub FP32:$src1, FP32:$src2)),
(implicit PSW)]>;
def FSUB64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src1, FP64:$src2), def FSUB64rr : Pseudo<(outs FP64:$dst), (ins FP64:$src1, FP64:$src2),
"sdbr\t{$dst, $src2}", "sdbr\t{$dst, $src2}",
[(set FP64:$dst, (fsub FP64:$src1, FP64:$src2))]>; [(set FP64:$dst, (fsub FP64:$src1, FP64:$src2)),
(implicit PSW)]>;
def FSUB32rm : Pseudo<(outs FP32:$dst), (ins FP32:$src1, rriaddr:$src2), def FSUB32rm : Pseudo<(outs FP32:$dst), (ins FP32:$src1, rriaddr:$src2),
"seb\t{$dst, $src2}", "seb\t{$dst, $src2}",
[(set FP32:$dst, (fsub FP32:$src1, (load rriaddr:$src2)))]>; [(set FP32:$dst, (fsub FP32:$src1, (load rriaddr:$src2))),
(implicit PSW)]>;
def FSUB64rm : Pseudo<(outs FP64:$dst), (ins FP64:$src1, rriaddr:$src2), def FSUB64rm : Pseudo<(outs FP64:$dst), (ins FP64:$src1, rriaddr:$src2),
"sdb\t{$dst, $src2}", "sdb\t{$dst, $src2}",
[(set FP64:$dst, (fsub FP64:$src1, (load rriaddr:$src2)))]>; [(set FP64:$dst, (fsub FP64:$src1, (load rriaddr:$src2))),
(implicit PSW)]>;
} // Defs = [PSW]
let isCommutable = 1 in { // X = MUL Y, Z == X = MUL Z, Y let isCommutable = 1 in { // X = MUL Y, Z == X = MUL Z, Y
def FMUL32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2), def FMUL32rr : Pseudo<(outs FP32:$dst), (ins FP32:$src1, FP32:$src2),
@@ -153,33 +167,48 @@ def FROUND64r32 : Pseudo<(outs FP32:$dst), (ins FP64:$src),
"ledbr\t{$dst, $src}", "ledbr\t{$dst, $src}",
[(set FP32:$dst, (fround FP64:$src))]>; [(set FP32:$dst, (fround FP64:$src))]>;
// FIXME: memory variant
def FEXT32r64 : Pseudo<(outs FP64:$dst), (ins FP32:$src),
"ldebr\t{$dst, $src}",
[(set FP64:$dst, (fextend FP32:$src))]>;
let Defs = [PSW] in {
def FCONVFP32 : Pseudo<(outs FP32:$dst), (ins GR32:$src), def FCONVFP32 : Pseudo<(outs FP32:$dst), (ins GR32:$src),
"cefbr\t{$dst, $src}", "cefbr\t{$dst, $src}",
[(set FP32:$dst, (sint_to_fp GR32:$src))]>; [(set FP32:$dst, (sint_to_fp GR32:$src)),
(implicit PSW)]>;
def FCONVFP32r64: Pseudo<(outs FP32:$dst), (ins GR64:$src), def FCONVFP32r64: Pseudo<(outs FP32:$dst), (ins GR64:$src),
"cegbr\t{$dst, $src}", "cegbr\t{$dst, $src}",
[(set FP32:$dst, (sint_to_fp GR64:$src))]>; [(set FP32:$dst, (sint_to_fp GR64:$src)),
(implicit PSW)]>;
def FCONVFP64r32: Pseudo<(outs FP64:$dst), (ins GR32:$src), def FCONVFP64r32: Pseudo<(outs FP64:$dst), (ins GR32:$src),
"cdfbr\t{$dst, $src}", "cdfbr\t{$dst, $src}",
[(set FP64:$dst, (sint_to_fp GR32:$src))]>; [(set FP64:$dst, (sint_to_fp GR32:$src)),
(implicit PSW)]>;
def FCONVFP64 : Pseudo<(outs FP64:$dst), (ins GR64:$src), def FCONVFP64 : Pseudo<(outs FP64:$dst), (ins GR64:$src),
"cdgbr\t{$dst, $src}", "cdgbr\t{$dst, $src}",
[(set FP64:$dst, (sint_to_fp GR64:$src))]>; [(set FP64:$dst, (sint_to_fp GR64:$src)),
(implicit PSW)]>;
def FCONVGR32 : Pseudo<(outs GR32:$dst), (ins FP32:$src), def FCONVGR32 : Pseudo<(outs GR32:$dst), (ins FP32:$src),
"cfebr\t{$dst, $src}", "cfebr\t{$dst, $src}",
[(set GR32:$dst, (fp_to_sint FP32:$src))]>; [(set GR32:$dst, (fp_to_sint FP32:$src)),
(implicit PSW)]>;
def FCONVGR32r64: Pseudo<(outs GR32:$dst), (ins FP64:$src), def FCONVGR32r64: Pseudo<(outs GR32:$dst), (ins FP64:$src),
"cgebr\t{$dst, $src}", "cgebr\t{$dst, $src}",
[(set GR32:$dst, (fp_to_sint FP64:$src))]>; [(set GR32:$dst, (fp_to_sint FP64:$src)),
(implicit PSW)]>;
def FCONVGR64r32: Pseudo<(outs GR64:$dst), (ins FP32:$src), def FCONVGR64r32: Pseudo<(outs GR64:$dst), (ins FP32:$src),
"cfdbr\t{$dst, $src}", "cfdbr\t{$dst, $src}",
[(set GR64:$dst, (fp_to_sint FP32:$src))]>; [(set GR64:$dst, (fp_to_sint FP32:$src)),
(implicit PSW)]>;
def FCONVGR64 : Pseudo<(outs GR64:$dst), (ins FP64:$src), def FCONVGR64 : Pseudo<(outs GR64:$dst), (ins FP64:$src),
"cgdbr\t{$dst, $src}", "cgdbr\t{$dst, $src}",
[(set GR64:$dst, (fp_to_sint FP64:$src))]>; [(set GR64:$dst, (fp_to_sint FP64:$src)),
(implicit PSW)]>;
} // Defs = [PSW]
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Test instructions (like AND but do not produce any result) // Test instructions (like AND but do not produce any result)