6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-16 11:24:39 +00:00
Code Issues Projects Releases Wiki Activity

Switch to ArrayRef<CodeGenRegisterClass*>.

Browse Source 
This makes it possible to allocate CodeGenRegisterClass instances
dynamically and reorder them.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@140816 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen
2011-09-29 22:28:37 +00:00
parent 27e0666725
commit 29f018cee6
8 changed files with 58 additions and 66 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
utils/TableGen/CodeGenRegisters.h
View File

@@ -151,7 +151,7 @@ namespace llvm {
std::vector<CodeGenRegister*> Registers;
DenseMap<Record*, CodeGenRegister*> Def2Reg;
std::vector<CodeGenRegisterClass> RegClasses;
std::vector<CodeGenRegisterClass*> RegClasses;
DenseMap<Record*, CodeGenRegisterClass*> Def2RC;
// Composite SubRegIndex instances.
@@ -184,7 +184,7 @@ namespace llvm {
// Find a register from its Record def.
CodeGenRegister *getReg(Record*);
const std::vector<CodeGenRegisterClass> &getRegClasses() {
ArrayRef<CodeGenRegisterClass*> getRegClasses() const {
return RegClasses;
}