mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-25 16:29:20 +00:00
Function for handling byval arguments.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144447 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
e9d05d27e8
commit
2c5d65202e
@ -35,8 +35,9 @@ def RetCC_MipsO32 : CallingConv<[
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
def CC_MipsN : CallingConv<[
|
||||
// FIXME: Handle byval, complex and float double parameters.
|
||||
|
||||
// Handles byval parameters.
|
||||
CCIfByVal<CCCustom<"CC_Mips64Byval">>,
|
||||
|
||||
// Promote i8/i16/i32 arguments to i64.
|
||||
CCIfType<[i8, i16, i32], CCPromoteToType<i64>>,
|
||||
|
||||
|
@ -1772,8 +1772,6 @@ SDValue MipsTargetLowering::LowerATOMIC_FENCE(SDValue Op,
|
||||
// Calling Convention Implementation
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
#include "MipsGenCallingConv.inc"
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// TODO: Implement a generic logic using tblgen that can support this.
|
||||
// Mips O32 ABI rules:
|
||||
@ -1880,6 +1878,46 @@ static bool CC_MipsO32(unsigned ValNo, MVT ValVT,
|
||||
return false; // CC must always match
|
||||
}
|
||||
|
||||
static const unsigned Mips64IntRegs[8] =
|
||||
{Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64,
|
||||
Mips::T0_64, Mips::T1_64, Mips::T2_64, Mips::T3_64};
|
||||
static const unsigned Mips64DPRegs[8] =
|
||||
{Mips::D12_64, Mips::D13_64, Mips::D14_64, Mips::D15_64,
|
||||
Mips::D16_64, Mips::D17_64, Mips::D18_64, Mips::D19_64};
|
||||
|
||||
static bool CC_Mips64Byval(unsigned ValNo, MVT ValVT, MVT LocVT,
|
||||
CCValAssign::LocInfo LocInfo,
|
||||
ISD::ArgFlagsTy ArgFlags, CCState &State) {
|
||||
unsigned Align = std::max(ArgFlags.getByValAlign(), (unsigned)8);
|
||||
unsigned Size = (ArgFlags.getByValSize() + 7) / 8 * 8;
|
||||
unsigned FirstIdx = State.getFirstUnallocated(Mips64IntRegs, 8);
|
||||
|
||||
assert(Align <= 16 && "Cannot handle alignments larger than 16.");
|
||||
|
||||
// If byval is 16-byte aligned, the first arg register must be even.
|
||||
if ((Align == 16) && (FirstIdx % 2)) {
|
||||
State.AllocateReg(Mips64IntRegs[FirstIdx], Mips64DPRegs[FirstIdx]);
|
||||
++FirstIdx;
|
||||
}
|
||||
|
||||
// Mark the registers allocated.
|
||||
for (unsigned I = FirstIdx; Size && (I < 8); Size -= 8, ++I)
|
||||
State.AllocateReg(Mips64IntRegs[I], Mips64DPRegs[I]);
|
||||
|
||||
// Allocate space on caller's stack.
|
||||
unsigned Offset = State.AllocateStack(Size, Align);
|
||||
|
||||
if (FirstIdx < 8)
|
||||
State.addLoc(CCValAssign::getReg(ValNo, ValVT, Mips64IntRegs[FirstIdx],
|
||||
LocVT, LocInfo));
|
||||
else
|
||||
State.addLoc(CCValAssign::getMem(ValNo, ValVT, Offset, LocVT, LocInfo));
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
#include "MipsGenCallingConv.inc"
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Call Calling Convention Implementation
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
Loading…
Reference in New Issue
Block a user