6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-05-17 15:38:40 +00:00
Code Issues Projects Releases Wiki Activity

Reflect MemOpAddrMode change; added a helper to create pre-indexed load.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31016 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2006-10-17 21:14:32 +00:00
parent 35acd30a2e
commit 2cacccae19
1 changed files with 68 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

72
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -1440,6 +1440,48 @@ SDOperand SelectionDAG::getExtLoad(ISD::LoadExtType ExtType, MVT::ValueType VT,
return SDOperand(N, 0); return SDOperand(N, 0);
} }
SDOperand SelectionDAG::getPreIndexedLoad(SDOperand OrigLoad, SDOperand Base) {
LoadSDNode *LD = cast<LoadSDNode>(OrigLoad);
SDOperand Ptr = LD->getBasePtr();
MVT::ValueType PtrVT = Ptr.getValueType();
unsigned Opc = Ptr.getOpcode();
SDOperand Offset = LD->getOffset();
assert(Offset.getOpcode() == ISD::UNDEF);
assert((Opc == ISD::ADD || Opc == ISD::SUB) &&
"Load address must be <base +/- offset>!");
ISD::MemOpAddrMode AM = (Opc == ISD::ADD) ? ISD::PRE_INC : ISD::PRE_DEC;
if (Ptr.getOperand(0) == Base) {
Offset = Ptr.getOperand(1);
Ptr = Ptr.getOperand(0);
} else {
assert(Ptr.getOperand(1) == Base);
Offset = Ptr.getOperand(0);
Ptr = Ptr.getOperand(1);
}
MVT::ValueType VT = OrigLoad.getValueType();
SDVTList VTs = getVTList(VT, PtrVT, MVT::Other);
SelectionDAGCSEMap::NodeID ID(ISD::LOAD, VTs, LD->getChain(), Ptr, Offset);
ID.AddInteger(AM);
ID.AddInteger(LD->getExtensionType());
ID.AddInteger(LD->getLoadedVT());
ID.AddPointer(LD->getSrcValue());
ID.AddInteger(LD->getSrcValueOffset());
ID.AddInteger(LD->getAlignment());
ID.AddInteger(LD->isVolatile());
void *IP = 0;
if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
return SDOperand(E, 0);
SDNode *N = new LoadSDNode(LD->getChain(), Ptr, Offset, AM,
LD->getExtensionType(), LD->getLoadedVT(),
LD->getSrcValue(), LD->getSrcValueOffset(),
LD->getAlignment(), LD->isVolatile());
N->setValueTypes(VTs);
CSEMap.InsertNode(N, IP);
AllNodes.push_back(N);
return SDOperand(N, 0);
}
SDOperand SelectionDAG::getVecLoad(unsigned Count, MVT::ValueType EVT, SDOperand SelectionDAG::getVecLoad(unsigned Count, MVT::ValueType EVT,
SDOperand Chain, SDOperand Ptr, SDOperand Chain, SDOperand Ptr,
SDOperand SV) { SDOperand SV) {
@ -2565,6 +2607,21 @@ const char *SDNode::getOperationName(const SelectionDAG *G) const {
} }
} }
const char *SDNode::getAddressingModeName(ISD::MemOpAddrMode AM) {
switch (AM) {
default:
return "";
case ISD::PRE_INC:
return "<pre-inc>";
case ISD::PRE_DEC:
return "<pre-dec>";
case ISD::POST_INC:
return "<post-inc>";
case ISD::POST_DEC:
return "<post-dec>";
}
}
void SDNode::dump() const { dump(0); } void SDNode::dump() const { dump(0); }
void SDNode::dump(const SelectionDAG *G) const { void SDNode::dump(const SelectionDAG *G) const {
std::cerr << (void*)this << ": "; std::cerr << (void*)this << ": ";
@ -2650,10 +2707,17 @@ void SDNode::dump(const SelectionDAG *G) const {
if (doExt) if (doExt)
std::cerr << MVT::getValueTypeString(LD->getLoadedVT()) << ">"; std::cerr << MVT::getValueTypeString(LD->getLoadedVT()) << ">";
if (LD->getAddressingMode() == ISD::PRE_INDEXED) const char *AM = getAddressingModeName(LD->getAddressingMode());
std::cerr << " <pre>"; if (AM != "")
else if (LD->getAddressingMode() == ISD::POST_INDEXED) std::cerr << " " << AM;
std::cerr << " <post>"; } else if (const StoreSDNode *ST = dyn_cast<StoreSDNode>(this)) {
if (ST->isTruncatingStore())
std::cerr << " <trunc "
<< MVT::getValueTypeString(ST->getStoredVT()) << ">";
const char *AM = getAddressingModeName(ST->getAddressingMode());
if (AM != "")
std::cerr << " " << AM;
} }
} }