6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-28 06:58:19 +00:00
Code Issues Projects Releases Wiki Activity

add a note

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@33778 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2007-02-02 04:36:46 +00:00
parent e1888eec10
commit 2d1222c060
1 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
lib/Target/ARM/README.txt
View File

@ -43,6 +43,20 @@ Among the obvious wins, doing so can eliminate the need to custom expand
copysign (i.e. we won't need to custom expand it to get the conditional
negate).
This allows us to eliminate one instruction from:
define i32 @_Z6slow4bii(i32 %x, i32 %y) {
%tmp = icmp sgt i32 %x, %y
%retval = select i1 %tmp, i32 %x, i32 %y
ret i32 %retval
}
__Z6slow4bii:
cmp r0, r1
movgt r1, r0
mov r0, r1
bx lr
//===---------------------------------------------------------------------===//
Implement long long "X-3" with instructions that fold the immediate in. These