6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-24 06:25:18 +00:00
Code Issues Projects Releases Wiki Activity

Fix last night's PPC32 regressions by

Browse Source 
1. Not selecting the false value of a select_cc in the false arm, which
   isn't legal for nested selects.
2. Actually returning the node we created and Legalized in the FP_TO_UINT
   Expander.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22789 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman
2005-08-14 18:38:32 +00:00
parent 889f2c1acf
commit 2d56e72f09
2 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@@ -1625,6 +1625,7 @@ SDOperand SelectionDAGLegalize::LegalizeOp(SDOperand Op) {
False = DAG.getNode(ISD::XOR, NVT, False, False = DAG.getNode(ISD::XOR, NVT, False,
DAG.getConstant(1ULL << ShiftAmt, NVT)); DAG.getConstant(1ULL << ShiftAmt, NVT));
Result = LegalizeOp(DAG.getNode(ISD::SELECT, NVT, Tmp3, True, False)); Result = LegalizeOp(DAG.getNode(ISD::SELECT, NVT, Tmp3, True, False));
return Result;
} else { } else {
assert(0 && "Do not know how to expand FP_TO_SINT yet!"); assert(0 && "Do not know how to expand FP_TO_SINT yet!");
} }

4
lib/Target/PowerPC/PPCISelPattern.cpp
View File

@@ -2162,9 +2162,8 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) {
// If the False value only has one use, we can generate better code by // If the False value only has one use, we can generate better code by
// selecting it in the fallthrough basic block rather than here, which // selecting it in the fallthrough basic block rather than here, which
// increases register pressure. // increases register pressure.
bool FalseHasOneUse = N.getOperand(3).Val->hasOneUse();
unsigned TrueValue = SelectExpr(N.getOperand(2)); unsigned TrueValue = SelectExpr(N.getOperand(2));
unsigned FalseValue = FalseHasOneUse ? 0 : SelectExpr(N.getOperand(3)); unsigned FalseValue = SelectExpr(N.getOperand(3));
unsigned CCReg = SelectCC(N.getOperand(0), N.getOperand(1), CC); unsigned CCReg = SelectCC(N.getOperand(0), N.getOperand(1), CC);
Opc = getBCCForSetCC(CC); Opc = getBCCForSetCC(CC);
@@ -2195,7 +2194,6 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) {
// %FalseValue = ... // %FalseValue = ...
// # fallthrough to sinkMBB // # fallthrough to sinkMBB
BB = copy0MBB; BB = copy0MBB;
if (FalseHasOneUse) FalseValue = SelectExpr(N.getOperand(3));
// Update machine-CFG edges // Update machine-CFG edges
BB->addSuccessor(sinkMBB); BB->addSuccessor(sinkMBB);