6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

Tidy up ValueType names in comments.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37688 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2007-06-21 14:48:26 +00:00
parent b9f1019696
commit 2d74a318de
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -5649,8 +5649,8 @@ void SelectionDAGLegalize::SplitVectorOp(SDOperand Op, SDOperand &Lo,
/// PackVectorOp - Given an operand of MVT::Vector type, convert it into the
/// equivalent operation that returns a scalar (e.g. F32) or packed value
/// (e.g. MVT::V4F32). When this is called, we know that PackedVT is the right
/// equivalent operation that returns a scalar (e.g. MVT::f32) or packed value
/// (e.g. MVT::v4f32). When this is called, we know that PackedVT is the right
/// type for the result.
SDOperand SelectionDAGLegalize::PackVectorOp(SDOperand Op,
MVT::ValueType NewVT) {

6
lib/CodeGen/SelectionDAG/TargetLowering.cpp
View File

@ -243,10 +243,10 @@ void TargetLowering::computeRegisterProperties() {
else
TransformToType[(MVT::ValueType)IntReg] = (MVT::ValueType)IntReg;
// If the target does not have native F64 support, expand it to I64. We will
// If the target does not have native f64 support, expand it to i64. We will
// be generating soft float library calls. If the target does not have native
// support for F32, promote it to F64 if it is legal. Otherwise, expand it to
// I32.
// support for f32, promote it to f64 if it is legal. Otherwise, expand it to
// i32.
if (isTypeLegal(MVT::f64))
TransformToType[MVT::f64] = MVT::f64;
else {