6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-15 19:24:33 +00:00
Code Issues Projects Releases Wiki Activity

Fix a typo in a comment.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@42635 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman
2007-10-05 14:11:58 +00:00
parent ccd60799cd
commit 2eb4ebd953
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
View File

@@ -1301,7 +1301,7 @@ void BURegReductionPriorityQueue<SF>::AddPseudoTwoAddrDeps() {
I != E; ++I) { I != E; ++I) {
if (I->isCtrl) continue; if (I->isCtrl) continue;
SUnit *SuccSU = I->Dep; SUnit *SuccSU = I->Dep;
// Don't constraint nodes with implicit defs. It can create cycles // Don't constrain nodes with implicit defs. It can create cycles
// plus it may increase register pressures. // plus it may increase register pressures.
if (SuccSU == SU || SuccSU->hasPhysRegDefs) if (SuccSU == SU || SuccSU->hasPhysRegDefs)
continue; continue;