6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 20:32:21 +00:00
Code Issues Projects Releases Wiki Activity

Add more Thumb encodings.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@120279 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling 2010-11-29 01:07:48 +00:00
parent 5cbbf68e35
commit 2f17bf2a44
2 changed files with 38 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

42
lib/Target/ARM/ARMInstrThumb.td
View File

@ -1177,24 +1177,42 @@ def tSXTH : T1pI<(outs tGPR:$Rd), (ins tGPR:$Rm), IIC_iUNAr,
// test // test
let isCompare = 1, isCommutable = 1, Defs = [CPSR] in let isCompare = 1, isCommutable = 1, Defs = [CPSR] in
def tTST : T1pI<(outs), (ins tGPR:$lhs, tGPR:$rhs), IIC_iTSTr, def tTST : T1pI<(outs), (ins tGPR:$Rn, tGPR:$Rm), IIC_iTSTr,
"tst", "\t$lhs, $rhs", "tst", "\t$Rn, $Rm",
[(ARMcmpZ (and_su tGPR:$lhs, tGPR:$rhs), 0)]>, [(ARMcmpZ (and_su tGPR:$Rn, tGPR:$Rm), 0)]>,
T1DataProcessing<0b1000>; T1DataProcessing<0b1000> {
// A8.6.230
bits<3> Rm;
bits<3> Rn;
let Inst{5-3} = Rm;
let Inst{2-0} = Rn;
}
// zero-extend byte // zero-extend byte
def tUXTB : T1pI<(outs tGPR:$dst), (ins tGPR:$src), IIC_iUNAr, def tUXTB : T1pI<(outs tGPR:$Rd), (ins tGPR:$Rm), IIC_iUNAr,
"uxtb", "\t$dst, $src", "uxtb", "\t$Rd, $Rm",
[(set tGPR:$dst, (and tGPR:$src, 0xFF))]>, [(set tGPR:$Rd, (and tGPR:$Rm, 0xFF))]>,
Requires<[IsThumb, IsThumb1Only, HasV6]>, Requires<[IsThumb, IsThumb1Only, HasV6]>,
T1Misc<{0,0,1,0,1,1,?}>; T1Misc<{0,0,1,0,1,1,?}> {
// A8.6.262
bits<3> Rm;
bits<3> Rd;
let Inst{5-3} = Rm;
let Inst{2-0} = Rd;
}
// zero-extend short // zero-extend short
def tUXTH : T1pI<(outs tGPR:$dst), (ins tGPR:$src), IIC_iUNAr, def tUXTH : T1pI<(outs tGPR:$Rd), (ins tGPR:$Rm), IIC_iUNAr,
"uxth", "\t$dst, $src", "uxth", "\t$Rd, $Rm",
[(set tGPR:$dst, (and tGPR:$src, 0xFFFF))]>, [(set tGPR:$Rd, (and tGPR:$Rm, 0xFFFF))]>,
Requires<[IsThumb, IsThumb1Only, HasV6]>, Requires<[IsThumb, IsThumb1Only, HasV6]>,
T1Misc<{0,0,1,0,1,0,?}>; T1Misc<{0,0,1,0,1,0,?}> {
// A8.6.264
bits<3> Rm;
bits<3> Rd;
let Inst{5-3} = Rm;
let Inst{2-0} = Rd;
}
// Conditional move tMOVCCr - Used to implement the Thumb SELECT_CC operation. // Conditional move tMOVCCr - Used to implement the Thumb SELECT_CC operation.

8
test/MC/ARM/thumb.s
View File

@ -24,3 +24,11 @@
@ CHECK: sxth r2, r3 @ encoding: [0x1a,0xb2] @ CHECK: sxth r2, r3 @ encoding: [0x1a,0xb2]
sxtb r2, r3 sxtb r2, r3
sxth r2, r3 sxth r2, r3
@ CHECK: tst r4, r5 @ encoding: [0x2c,0x42]
tst r4, r5
@ CHECK: uxtb r3, r6 @ encoding: [0xf3,0xb2]
@ CHECK: uxth r3, r6 @ encoding: [0xb3,0xb2]
uxtb r3, r6
uxth r3, r6