mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 02:29:18 +00:00
ARM 'rscs' mnemonic is carry-setting 'rsc', not 'rs' with a 'cs' condition code.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@138952 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
a39ccdb9d4
commit
2f25d9b933
@ -2926,7 +2926,7 @@ StringRef ARMAsmParser::splitMnemonic(StringRef Mnemonic,
|
||||
if (Mnemonic != "adcs" && Mnemonic != "bics" && Mnemonic != "movs" &&
|
||||
Mnemonic != "muls" && Mnemonic != "smlals" && Mnemonic != "smulls" &&
|
||||
Mnemonic != "umlals" && Mnemonic != "umulls" && Mnemonic != "lsls" &&
|
||||
Mnemonic != "sbcs") {
|
||||
Mnemonic != "sbcs" && Mnemonic != "rscs") {
|
||||
unsigned CC = StringSwitch<unsigned>(Mnemonic.substr(Mnemonic.size()-2))
|
||||
.Case("eq", ARMCC::EQ)
|
||||
.Case("ne", ARMCC::NE)
|
||||
|
@ -1300,6 +1300,7 @@ Lforward:
|
||||
rsc r6, r7, r8, lsr r9
|
||||
rsc r6, r7, r8, asr r9
|
||||
rscle r6, r7, r8, ror r9
|
||||
rscs r1, r8, #4064
|
||||
|
||||
@ destination register is optional
|
||||
rsc r5, #0xf000
|
||||
@ -1325,6 +1326,7 @@ Lforward:
|
||||
@ CHECK: rsc r6, r7, r8, lsr r9 @ encoding: [0x38,0x69,0xe7,0xe0]
|
||||
@ CHECK: rsc r6, r7, r8, asr r9 @ encoding: [0x58,0x69,0xe7,0xe0]
|
||||
@ CHECK: rscle r6, r7, r8, ror r9 @ encoding: [0x78,0x69,0xe7,0xd0]
|
||||
@ CHECK: rscs r1, r8, #4064 @ encoding: [0xfe,0x1e,0xf8,0xe2]
|
||||
|
||||
@ CHECK: rsc r5, r5, #61440 @ encoding: [0x0f,0x5a,0xe5,0xe2]
|
||||
@ CHECK: rsc r4, r4, r5 @ encoding: [0x05,0x40,0xe4,0xe0]
|
||||
|
Loading…
Reference in New Issue
Block a user