mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-22 10:29:35 +00:00
Fix incorrect widening of the bitcast sdnode in case the incoming operand is integer-promoted.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@147484 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
3d1161e9ae
commit
316477dd54
@ -1571,6 +1571,12 @@ SDValue DAGTypeLegalizer::WidenVecRes_BITCAST(SDNode *N) {
|
||||
case TargetLowering::TypeLegal:
|
||||
break;
|
||||
case TargetLowering::TypePromoteInteger:
|
||||
// If the incoming type is a vector that is being promoted, then
|
||||
// we know that the elements are arranged differently and that we
|
||||
// must perform the conversion using a stack slot.
|
||||
if (InVT.isVector())
|
||||
break;
|
||||
|
||||
// If the InOp is promoted to the same size, convert it. Otherwise,
|
||||
// fall out of the switch and widen the promoted input.
|
||||
InOp = GetPromotedInteger(InOp);
|
||||
|
@ -29,3 +29,14 @@ entry:
|
||||
ret i32 0
|
||||
; CHECK: ret
|
||||
}
|
||||
|
||||
; CHECK: bitcast_widen
|
||||
define <2 x float> @bitcast_widen(<4 x i32> %in) nounwind readnone {
|
||||
entry:
|
||||
; CHECK-NOT: pshufd
|
||||
%x = shufflevector <4 x i32> %in, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
|
||||
%y = bitcast <2 x i32> %x to <2 x float>
|
||||
ret <2 x float> %y
|
||||
; CHECK: ret
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user