6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-15 06:29:05 +00:00
Code Issues Projects Releases Wiki Activity

Lane number should be printed w/o hash

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@78469 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov
2009-08-08 14:05:53 +00:00
parent baf31088f1
commit 3405201bce
2 changed files with 11 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/ARM/ARMInstrNEON.td
View File

@@ -1613,27 +1613,27 @@ def VMOVv2i64 : N1ModImm<1, 0b000, 0b1110, 0, 1, 1, 1, (outs QPR:$dst),
def VGETLNs8 : NVGetLane<0b11100101, 0b1011, 0b00, def VGETLNs8 : NVGetLane<0b11100101, 0b1011, 0b00,
(outs GPR:$dst), (ins DPR:$src, i32imm:$lane), (outs GPR:$dst), (ins DPR:$src, i32imm:$lane),
NoItinerary, "vmov", ".s8\t$dst, $src[$lane]", NoItinerary, "vmov", ".s8\t$dst, $src[${lane:no_hash}]",
[(set GPR:$dst, (NEONvgetlanes (v8i8 DPR:$src), [(set GPR:$dst, (NEONvgetlanes (v8i8 DPR:$src),
imm:$lane))]>; imm:$lane))]>;
def VGETLNs16 : NVGetLane<0b11100001, 0b1011, 0b01, def VGETLNs16 : NVGetLane<0b11100001, 0b1011, 0b01,
(outs GPR:$dst), (ins DPR:$src, i32imm:$lane), (outs GPR:$dst), (ins DPR:$src, i32imm:$lane),
NoItinerary, "vmov", ".s16\t$dst, $src[$lane]", NoItinerary, "vmov", ".s16\t$dst, $src[${lane:no_hash}]",
[(set GPR:$dst, (NEONvgetlanes (v4i16 DPR:$src), [(set GPR:$dst, (NEONvgetlanes (v4i16 DPR:$src),
imm:$lane))]>; imm:$lane))]>;
def VGETLNu8 : NVGetLane<0b11101101, 0b1011, 0b00, def VGETLNu8 : NVGetLane<0b11101101, 0b1011, 0b00,
(outs GPR:$dst), (ins DPR:$src, i32imm:$lane), (outs GPR:$dst), (ins DPR:$src, i32imm:$lane),
NoItinerary, "vmov", ".u8\t$dst, $src[$lane]", NoItinerary, "vmov", ".u8\t$dst, $src[${lane:no_hash}]",
[(set GPR:$dst, (NEONvgetlaneu (v8i8 DPR:$src), [(set GPR:$dst, (NEONvgetlaneu (v8i8 DPR:$src),
imm:$lane))]>; imm:$lane))]>;
def VGETLNu16 : NVGetLane<0b11101001, 0b1011, 0b01, def VGETLNu16 : NVGetLane<0b11101001, 0b1011, 0b01,
(outs GPR:$dst), (ins DPR:$src, i32imm:$lane), (outs GPR:$dst), (ins DPR:$src, i32imm:$lane),
NoItinerary, "vmov", ".u16\t$dst, $src[$lane]", NoItinerary, "vmov", ".u16\t$dst, $src[${lane:no_hash}]",
[(set GPR:$dst, (NEONvgetlaneu (v4i16 DPR:$src), [(set GPR:$dst, (NEONvgetlaneu (v4i16 DPR:$src),
imm:$lane))]>; imm:$lane))]>;
def VGETLNi32 : NVGetLane<0b11100001, 0b1011, 0b00, def VGETLNi32 : NVGetLane<0b11100001, 0b1011, 0b00,
(outs GPR:$dst), (ins DPR:$src, i32imm:$lane), (outs GPR:$dst), (ins DPR:$src, i32imm:$lane),
NoItinerary, "vmov", ".32\t$dst, $src[$lane]", NoItinerary, "vmov", ".32\t$dst, $src[${lane:no_hash}]",
[(set GPR:$dst, (extractelt (v2i32 DPR:$src), [(set GPR:$dst, (extractelt (v2i32 DPR:$src),
imm:$lane))]>; imm:$lane))]>;
// def VGETLNf32: see FMRDH and FMRDL in ARMInstrVFP.td // def VGETLNf32: see FMRDH and FMRDL in ARMInstrVFP.td
@@ -1668,17 +1668,17 @@ def : Pat<(extractelt (v2f64 QPR:$src1), imm:$src2),
let Constraints = "$src1 = $dst" in { let Constraints = "$src1 = $dst" in {
def VSETLNi8 : NVSetLane<0b11100100, 0b1011, 0b00, (outs DPR:$dst), def VSETLNi8 : NVSetLane<0b11100100, 0b1011, 0b00, (outs DPR:$dst),
(ins DPR:$src1, GPR:$src2, i32imm:$lane), (ins DPR:$src1, GPR:$src2, i32imm:$lane),
NoItinerary, "vmov", ".8\t$dst[$lane], $src2", NoItinerary, "vmov", ".8\t$dst[${lane:no_hash}], $src2",
[(set DPR:$dst, (vector_insert (v8i8 DPR:$src1), [(set DPR:$dst, (vector_insert (v8i8 DPR:$src1),
GPR:$src2, imm:$lane))]>; GPR:$src2, imm:$lane))]>;
def VSETLNi16 : NVSetLane<0b11100000, 0b1011, 0b01, (outs DPR:$dst), def VSETLNi16 : NVSetLane<0b11100000, 0b1011, 0b01, (outs DPR:$dst),
(ins DPR:$src1, GPR:$src2, i32imm:$lane), (ins DPR:$src1, GPR:$src2, i32imm:$lane),
NoItinerary, "vmov", ".16\t$dst[$lane], $src2", NoItinerary, "vmov", ".16\t$dst[${lane:no_hash}], $src2",
[(set DPR:$dst, (vector_insert (v4i16 DPR:$src1), [(set DPR:$dst, (vector_insert (v4i16 DPR:$src1),
GPR:$src2, imm:$lane))]>; GPR:$src2, imm:$lane))]>;
def VSETLNi32 : NVSetLane<0b11100000, 0b1011, 0b00, (outs DPR:$dst), def VSETLNi32 : NVSetLane<0b11100000, 0b1011, 0b00, (outs DPR:$dst),
(ins DPR:$src1, GPR:$src2, i32imm:$lane), (ins DPR:$src1, GPR:$src2, i32imm:$lane),
NoItinerary, "vmov", ".32\t$dst[$lane], $src2", NoItinerary, "vmov", ".32\t$dst[${lane:no_hash}], $src2",
[(set DPR:$dst, (insertelt (v2i32 DPR:$src1), [(set DPR:$dst, (insertelt (v2i32 DPR:$src1),
GPR:$src2, imm:$lane))]>; GPR:$src2, imm:$lane))]>;
} }
@@ -1759,7 +1759,7 @@ def splat_lane : PatFrag<(ops node:$lhs, node:$rhs),
class VDUPLND<bits<2> op19_18, bits<2> op17_16, string OpcodeStr, ValueType Ty> class VDUPLND<bits<2> op19_18, bits<2> op17_16, string OpcodeStr, ValueType Ty>
: N2V<0b11, 0b11, op19_18, op17_16, 0b11000, 0, 0, : N2V<0b11, 0b11, op19_18, op17_16, 0b11000, 0, 0,
(outs DPR:$dst), (ins DPR:$src, i32imm:$lane), NoItinerary, (outs DPR:$dst), (ins DPR:$src, i32imm:$lane), NoItinerary,
!strconcat(OpcodeStr, "\t$dst, $src[$lane]"), "", !strconcat(OpcodeStr, "\t$dst, $src[${lane:no_hash}]"), "",
[(set DPR:$dst, (Ty (splat_lane:$lane DPR:$src, undef)))]>; [(set DPR:$dst, (Ty (splat_lane:$lane DPR:$src, undef)))]>;
// vector_shuffle requires that the source and destination types match, so // vector_shuffle requires that the source and destination types match, so
@@ -1768,7 +1768,7 @@ class VDUPLNQ<bits<2> op19_18, bits<2> op17_16, string OpcodeStr,
ValueType ResTy, ValueType OpTy> ValueType ResTy, ValueType OpTy>
: N2V<0b11, 0b11, op19_18, op17_16, 0b11000, 1, 0, : N2V<0b11, 0b11, op19_18, op17_16, 0b11000, 1, 0,
(outs QPR:$dst), (ins DPR:$src, i32imm:$lane), NoItinerary, (outs QPR:$dst), (ins DPR:$src, i32imm:$lane), NoItinerary,
!strconcat(OpcodeStr, "\t$dst, $src[$lane]"), "", !strconcat(OpcodeStr, "\t$dst, $src[${lane:no_hash}]"), "",
[(set QPR:$dst, (ResTy (NEONvduplaneq (OpTy DPR:$src), imm:$lane)))]>; [(set QPR:$dst, (ResTy (NEONvduplaneq (OpTy DPR:$src), imm:$lane)))]>;
def VDUPLN8d : VDUPLND<0b00, 0b01, "vdup.8", v8i8>; def VDUPLN8d : VDUPLND<0b00, 0b01, "vdup.8", v8i8>;

2
lib/Target/ARM/AsmPrinter/ARMAsmPrinter.cpp
View File

@@ -359,7 +359,7 @@ void ARMAsmPrinter::printOperand(const MachineInstr *MI, int OpNum,
} }
case MachineOperand::MO_Immediate: { case MachineOperand::MO_Immediate: {
if (!Modifier || strcmp(Modifier, "no_hash") != 0) if (!Modifier || strcmp(Modifier, "no_hash") != 0)
O << "#"; O << '#';
O << MO.getImm(); O << MO.getImm();
break; break;