6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-03 08:55:51 +00:00
Code Issues Projects Releases Wiki Activity

Make %'s a bit more explicit

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18975 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-12-15 23:38:13 +00:00
parent 3e3b6f7a46
commit 34717e114a
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
Makefile.rules
View File

@ -938,43 +938,43 @@ INCFiles := $(filter %.inc,$(BUILT_SOURCES))
$(INCFiles) : $(TBLGEN) $(TDFiles)
%GenRegisterNames.inc : %.td
$(TARGET)GenRegisterNames.inc : $(TARGET).td
$(Echo) "Building $(<F) register names with tblgen"
$(Verb) $(TableGen) -gen-register-enums -o $@ $<
%GenRegisterInfo.h.inc : %.td
$(TARGET)GenRegisterInfo.h.inc : $(TARGET).td
$(Echo) "Building $(<F) register information header with tblgen"
$(Verb) $(TableGen) -gen-register-desc-header -o $@ $<
%GenRegisterInfo.inc : %.td
$(TARGET)GenRegisterInfo.inc : $(TARGET).td
$(Echo) "Building $(<F) register info implementation with tblgen"
$(Verb) $(TableGen) -gen-register-desc -o $@ $<
%GenInstrNames.inc : %.td
$(TARGET)GenInstrNames.inc : $(TARGET).td
$(Echo) "Building $(<F) instruction names with tblgen"
$(Verb) $(TableGen) -gen-instr-enums -o $@ $<
%GenInstrInfo.inc : %.td
$(TARGET)GenInstrInfo.inc : $(TARGET).td
$(Echo) "Building $(<F) instruction information with tblgen"
$(Verb) $(TableGen) -gen-instr-desc -o $@ $<
%GenAsmWriter.inc : %.td
$(TARGET)GenAsmWriter.inc : $(TARGET).td
$(Echo) "Building $(<F) assembly writer with tblgen"
$(Verb) $(TableGen) -gen-asm-writer -o $@ $<
%GenATTAsmWriter.inc : %.td
$(TARGET)GenATTAsmWriter.inc : $(TARGET).td
$(Echo) "Building $(<F) AT&T assembly writer with tblgen"
$(Verb) $(TableGen) -gen-asm-writer -o $@ $<
%GenIntelAsmWriter.inc : %.td
$(TARGET)GenIntelAsmWriter.inc : $(TARGET).td
$(Echo) "Building $(<F) Intel assembly writer with tblgen"
$(Verb) $(TableGen) -gen-asm-writer -asmwriternum=1 -o $@ $<
%GenInstrSelector.inc: %.td
$(TARGET)GenInstrSelector.inc: $(TARGET).td
$(Echo) "Building $(<F) instruction selector with tblgen"
$(Verb) $(TableGen) -gen-instr-selector -o $@ $<
%GenCodeEmitter.inc:: %.td
$(TARGET)GenCodeEmitter.inc: $(TARGET).td
$(Echo) "Building $(<F) code emitter with tblgen"
$(Verb) $(TableGen) -gen-emitter -o $@ $<