6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-22 13:29:44 +00:00
Code Issues Projects Releases Wiki Activity

Fix overly prescriptive test that broken on Mac after r228725.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@228742 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Jasper 2015-02-10 20:49:05 +00:00
parent 745f390512
commit 363b645818
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
test/CodeGen/PowerPC/tls-pic.ll
View File

@ -19,32 +19,32 @@ entry:
; OPT0-LABEL: main: ; OPT0-LABEL: main:
; OPT0: addis [[REG:[0-9]+]], 2, a@got@tlsld@ha ; OPT0: addis [[REG:[0-9]+]], 2, a@got@tlsld@ha
; OPT0-NEXT: addi 3, [[REG]], a@got@tlsld@l ; OPT0: addi 3, [[REG]], a@got@tlsld@l
; OPT0: bl __tls_get_addr(a@tlsld) ; OPT0: bl __tls_get_addr(a@tlsld)
; OPT0-NEXT: nop ; OPT0-NEXT: nop
; OPT0: addis [[REG2:[0-9]+]], 3, a@dtprel@ha ; OPT0: addis [[REG2:[0-9]+]], 3, a@dtprel@ha
; OPT0-NEXT: addi {{[0-9]+}}, [[REG2]], a@dtprel@l ; OPT0: addi {{[0-9]+}}, [[REG2]], a@dtprel@l
; OPT0-32-LABEL: main ; OPT0-32-LABEL: main
; OPT0-32: addi {{[0-9]+}}, {{[0-9]+}}, a@got@tlsld ; OPT0-32: addi {{[0-9]+}}, {{[0-9]+}}, a@got@tlsld
; OPT0-32: bl __tls_get_addr(a@tlsld)@PLT ; OPT0-32: bl __tls_get_addr(a@tlsld)@PLT
; OPT0-32: addis [[REG:[0-9]+]], 3, a@dtprel@ha ; OPT0-32: addis [[REG:[0-9]+]], 3, a@dtprel@ha
; OPT0-32-NEXT: addi {{[0-9]+}}, [[REG]], a@dtprel@l ; OPT0-32: addi {{[0-9]+}}, [[REG]], a@dtprel@l
; OPT1-32-LABEL: main ; OPT1-32-LABEL: main
; OPT1-32: addi 3, {{[0-9]+}}, a@got@tlsld ; OPT1-32: addi 3, {{[0-9]+}}, a@got@tlsld
; OPT1-32: bl __tls_get_addr(a@tlsld)@PLT ; OPT1-32: bl __tls_get_addr(a@tlsld)@PLT
; OPT1-32: addis [[REG:[0-9]+]], 3, a@dtprel@ha ; OPT1-32: addis [[REG:[0-9]+]], 3, a@dtprel@ha
; OPT1-32-NEXT: addi {{[0-9]+}}, [[REG]], a@dtprel@l ; OPT1-32: addi {{[0-9]+}}, [[REG]], a@dtprel@l
; Test peephole optimization for thread-local storage using the ; Test peephole optimization for thread-local storage using the
; local dynamic model. ; local dynamic model.
; OPT1-LABEL: main: ; OPT1-LABEL: main:
; OPT1: addis [[REG:[0-9]+]], 2, a@got@tlsld@ha ; OPT1: addis [[REG:[0-9]+]], 2, a@got@tlsld@ha
; OPT1-NEXT: addi 3, [[REG]], a@got@tlsld@l ; OPT1: addi 3, [[REG]], a@got@tlsld@l
; OPT1: bl __tls_get_addr(a@tlsld) ; OPT1: bl __tls_get_addr(a@tlsld)
; OPT1-NEXT: nop ; OPT1-NEXT: nop
; OPT1: addis [[REG2:[0-9]+]], 3, a@dtprel@ha ; OPT1: addis [[REG2:[0-9]+]], 3, a@dtprel@ha
; OPT1-NEXT: lwa {{[0-9]+}}, a@dtprel@l([[REG2]]) ; OPT1: lwa {{[0-9]+}}, a@dtprel@l([[REG2]])
; Test correct assembly code generation for thread-local storage using ; Test correct assembly code generation for thread-local storage using
; the general dynamic model. ; the general dynamic model.
@ -60,8 +60,8 @@ entry:
} }
; OPT1-LABEL: main2 ; OPT1-LABEL: main2
; OPT1: addis [[REG:[0-9]+]], 2, a2@got@tlsgd@ha ; OPT1: addis [[REG:[0-9]+]], 2, a2@got@tlsgd@ha
; OPT1-NEXT: addi 3, [[REG]], a2@got@tlsgd@l ; OPT1: addi 3, [[REG]], a2@got@tlsgd@l
; OPT1: bl __tls_get_addr(a2@tlsgd) ; OPT1: bl __tls_get_addr(a2@tlsgd)
; OPT1-NEXT: nop ; OPT1-NEXT: nop
; OPT1-32-LABEL: main2 ; OPT1-32-LABEL: main2