mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
[x86 fast-isel] Per discussion with Eric, add all cases to switch with verbose
comments. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@160069 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
ce66afb22d
commit
36ec0caa0b
@ -1693,7 +1693,6 @@ bool X86FastISel::DoSelectCall(const Instruction *I, const char *MemIntName) {
|
||||
|
||||
// Promote the value if needed.
|
||||
switch (VA.getLocInfo()) {
|
||||
default: return false;
|
||||
case CCValAssign::Full: break;
|
||||
case CCValAssign::SExt: {
|
||||
assert(VA.getLocVT().isInteger() && !VA.getLocVT().isVector() &&
|
||||
@ -1737,6 +1736,14 @@ bool X86FastISel::DoSelectCall(const Instruction *I, const char *MemIntName) {
|
||||
ArgVT = VA.getLocVT();
|
||||
break;
|
||||
}
|
||||
case CCValAssign::VExt:
|
||||
// VExt has not been implemented, so this should be impossible to reach
|
||||
// for now. However, fallback to Selection DAG isel once implemented.
|
||||
return false;
|
||||
case CCValAssign::Indirect:
|
||||
// FIXME: Indirect doesn't need extending, but fast-isel doesn't fully
|
||||
// support this.
|
||||
return false;
|
||||
}
|
||||
|
||||
if (VA.isRegLoc()) {
|
||||
|
Loading…
Reference in New Issue
Block a user