6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-06 01:24:35 +00:00
Code Issues Projects Releases Wiki Activity

more syntactic cleanups.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@77442 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2009-07-29 06:33:53 +00:00
parent c3c35b1721
commit 37dfdecafd
1 changed files with 8 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
lib/Target/X86/AsmParser/X86AsmParser.cpp
View File

@ -56,6 +56,11 @@ public:
virtual bool ParseInstruction(const StringRef &Name, MCInst &Inst); virtual bool ParseInstruction(const StringRef &Name, MCInst &Inst);
}; };
} // end anonymous namespace
namespace {
/// X86Operand - Instances of this class represent a parsed X86 machine /// X86Operand - Instances of this class represent a parsed X86 machine
/// instruction. /// instruction.
@ -120,12 +125,11 @@ struct X86Operand {
} }
}; };
} } // end anonymous namespace.
//
bool X86ATTAsmParser::ParseRegister(X86Operand &Op) { bool X86ATTAsmParser::ParseRegister(X86Operand &Op) {
AsmToken Tok = getLexer().getTok(); const AsmToken &Tok = getLexer().getTok();
assert(Tok.is(AsmToken::Register) && "Invalid token kind!"); assert(Tok.is(AsmToken::Register) && "Invalid token kind!");
// FIXME: Validate register for the current architecture; we have to do // FIXME: Validate register for the current architecture; we have to do
@ -158,7 +162,7 @@ bool X86ATTAsmParser::ParseOperand(X86Operand &Op) {
Op = X86Operand::CreateImm(Val); Op = X86Operand::CreateImm(Val);
return false; return false;
} }
case AsmToken::Star: { case AsmToken::Star:
getLexer().Lex(); // Eat the star. getLexer().Lex(); // Eat the star.
if (getLexer().is(AsmToken::Register)) { if (getLexer().is(AsmToken::Register)) {
@ -170,7 +174,6 @@ bool X86ATTAsmParser::ParseOperand(X86Operand &Op) {
// FIXME: Note the '*' in the operand for use by the matcher. // FIXME: Note the '*' in the operand for use by the matcher.
return false; return false;
} }
}
} }
/// ParseMemOperand: segment: disp(basereg, indexreg, scale) /// ParseMemOperand: segment: disp(basereg, indexreg, scale)