6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-29 13:29:28 +00:00
Code Issues Projects Releases Wiki Activity

[mips] [IAS] Improve comments in MipsAsmParser::expandLoadImm. NFC.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@234595 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Toma Tabacu 2015-04-10 13:28:16 +00:00
parent 0937a348d0
commit 3905bb619c
1 changed files with 5 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/Mips/AsmParser/MipsAsmParser.cpp
View File

@ -1713,7 +1713,7 @@ bool MipsAsmParser::expandLoadImm(MCInst &Inst, SMLoc IDLoc,
// FIXME: gas has a special case for values that are 000...1111, which // FIXME: gas has a special case for values that are 000...1111, which
// becomes a li -1 and then a dsrl // becomes a li -1 and then a dsrl
if (0 <= ImmValue && ImmValue <= 65535) { if (0 <= ImmValue && ImmValue <= 65535) {
// For 0 <= j <= 65535. // For unsigned and positive signed 16-bit values (0 <= j <= 65535):
// li d,j => ori d,$zero,j // li d,j => ori d,$zero,j
tmpInst.setOpcode(Mips::ORi); tmpInst.setOpcode(Mips::ORi);
tmpInst.addOperand(MCOperand::CreateReg(RegOp.getReg())); tmpInst.addOperand(MCOperand::CreateReg(RegOp.getReg()));
@ -1721,7 +1721,7 @@ bool MipsAsmParser::expandLoadImm(MCInst &Inst, SMLoc IDLoc,
tmpInst.addOperand(MCOperand::CreateImm(ImmValue)); tmpInst.addOperand(MCOperand::CreateImm(ImmValue));
Instructions.push_back(tmpInst); Instructions.push_back(tmpInst);
} else if (ImmValue < 0 && ImmValue >= -32768) { } else if (ImmValue < 0 && ImmValue >= -32768) {
// For -32768 <= j < 0. // For negative signed 16-bit values (-32768 <= j < 0):
// li d,j => addiu d,$zero,j // li d,j => addiu d,$zero,j
tmpInst.setOpcode(Mips::ADDiu); tmpInst.setOpcode(Mips::ADDiu);
tmpInst.addOperand(MCOperand::CreateReg(RegOp.getReg())); tmpInst.addOperand(MCOperand::CreateReg(RegOp.getReg()));
@ -1729,8 +1729,7 @@ bool MipsAsmParser::expandLoadImm(MCInst &Inst, SMLoc IDLoc,
tmpInst.addOperand(MCOperand::CreateImm(ImmValue)); tmpInst.addOperand(MCOperand::CreateImm(ImmValue));
Instructions.push_back(tmpInst); Instructions.push_back(tmpInst);
} else if ((ImmValue & 0xffffffff) == ImmValue) { } else if ((ImmValue & 0xffffffff) == ImmValue) {
// For any value of j that is representable as a 32-bit integer, create // For all other values which are representable as a 32-bit integer:
// a sequence of:
// li d,j => lui d,hi16(j) // li d,j => lui d,hi16(j)
// ori d,d,lo16(j) // ori d,d,lo16(j)
tmpInst.setOpcode(Mips::LUi); tmpInst.setOpcode(Mips::LUi);
@ -1752,8 +1751,7 @@ bool MipsAsmParser::expandLoadImm(MCInst &Inst, SMLoc IDLoc,
// | 16-bytes | 16-bytes | 16-bytes | // | 16-bytes | 16-bytes | 16-bytes |
// |__________|__________|__________| // |__________|__________|__________|
// //
// For any value of j that is representable as a 48-bit integer, create // For any 64-bit value that is representable as a 48-bit integer:
// a sequence of:
// li d,j => lui d,hi16(j) // li d,j => lui d,hi16(j)
// ori d,d,hi16(lo32(j)) // ori d,d,hi16(lo32(j))
// dsll d,d,16 // dsll d,d,16
@ -1778,7 +1776,7 @@ bool MipsAsmParser::expandLoadImm(MCInst &Inst, SMLoc IDLoc,
// | 16-bytes | 16-bytes | 16-bytes | 16-bytes | // | 16-bytes | 16-bytes | 16-bytes | 16-bytes |
// |__________|__________|__________|__________| // |__________|__________|__________|__________|
// //
// For any value of j that isn't representable as a 48-bit integer. // For all other values which are representable as a 64-bit integer:
// li d,j => lui d,hi16(j) // li d,j => lui d,hi16(j)
// ori d,d,lo16(hi32(j)) // ori d,d,lo16(hi32(j))
// dsll d,d,16 // dsll d,d,16