6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-07 12:28:24 +00:00
Code Issues Projects Releases Wiki Activity

clo/clz aren't supported on mips I. Keep them around for when we'll

Browse Source 
want them later (mips32/64).


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43380 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher
2007-10-26 04:00:13 +00:00
parent ef15029258
commit 3c999a270e
1 changed files with 107 additions and 105 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/Mips/MipsInstrInfo.td
View File

@@ -479,8 +479,11 @@ def MTHI : MoveFromTo<0x11, "mthi">;
def MTLO : MoveFromTo<0x13, "mtlo">;
// Count Leading
def CLO : CountLeading<0x21, "clo">;
def CLZ : CountLeading<0x20, "clz">;
// CLO/CLZ are part of the newer MIPS32(tm) instruction
// set and not older Mips I keep this for future use
// though.
//def CLO : CountLeading<0x21, "clo">;
//def CLZ : CountLeading<0x20, "clz">;
// No operation
let addr=0 in
@@ -618,4 +621,3 @@ def : Pat<(setge CPURegs:$lhs, immSExt16:$rhs),
(XORi (SLTi CPURegs:$lhs, immSExt16:$rhs), 1)>;
def : Pat<(setuge CPURegs:$lhs, immZExt16:$rhs),
(XORi (SLTiu CPURegs:$lhs, immZExt16:$rhs), 1)>;