mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
remove trailing whitespace
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@112847 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
6b1d0a3b36
commit
3e234e7579
@ -63,7 +63,7 @@ TargetRegisterInfo::getMinimalPhysRegClass(unsigned reg, EVT VT) const {
|
||||
/// getAllocatableSetForRC - Toggle the bits that represent allocatable
|
||||
/// registers for the specific register class.
|
||||
static void getAllocatableSetForRC(const MachineFunction &MF,
|
||||
const TargetRegisterClass *RC, BitVector &R){
|
||||
const TargetRegisterClass *RC, BitVector &R){
|
||||
for (TargetRegisterClass::iterator I = RC->allocation_order_begin(MF),
|
||||
E = RC->allocation_order_end(MF); I != E; ++I)
|
||||
R.set(*I);
|
||||
|
Loading…
Reference in New Issue
Block a user