mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-25 13:24:46 +00:00
tblgen/Target: Add a isAsmParserOnly bit, and teach the disassembler to honor
it. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104270 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -221,6 +221,9 @@ class Instruction {
|
||||
// purposes.
|
||||
bit isCodeGenOnly = 0;
|
||||
|
||||
// Is this instruction a pseudo instruction for use by the assembler parser.
|
||||
bit isAsmParserOnly = 0;
|
||||
|
||||
InstrItinClass Itinerary = NoItinerary;// Execution steps used for scheduling.
|
||||
|
||||
string Constraints = ""; // OperandConstraint, e.g. $src = $dst.
|
||||
|
Reference in New Issue
Block a user