mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-25 16:29:20 +00:00
Revert "Support unaligned load/store on more ARM targets"
This reverts r181898. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181944 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2aa6db98df
commit
40df0d7a46
@ -162,23 +162,10 @@ void ARMSubtarget::resetSubtargetFeatures(StringRef CPU, StringRef FS) {
|
||||
if (!isThumb() || hasThumb2())
|
||||
PostRAScheduler = true;
|
||||
|
||||
if (!StrictAlign) {
|
||||
// Assume pre-ARMv6 doesn't support unaligned accesses.
|
||||
//
|
||||
// ARMv6 may or may not support unaligned accesses depending on the
|
||||
// SCTLR.U bit, which is architecture-specific. We assume ARMv6
|
||||
// Darwin targets support unaligned accesses, and others don't.
|
||||
//
|
||||
// ARMv7 always has SCTLR.U set to 1, but it has a new SCTLR.A bit
|
||||
// which raises an alignment fault on unaligned accesses. Linux
|
||||
// defaults this bit to 0 and handles it as a system-wide (not
|
||||
// per-process) setting. It is therefore safe to assume that ARMv7+
|
||||
// targets support unaligned accesses.
|
||||
//
|
||||
// The above behavior is consistent with GCC.
|
||||
if (hasV7Ops() || (hasV6Ops() && isTargetDarwin()))
|
||||
AllowsUnalignedMem = true;
|
||||
}
|
||||
// v6+ may or may not support unaligned mem access depending on the system
|
||||
// configuration.
|
||||
if (!StrictAlign && hasV6Ops() && isTargetDarwin())
|
||||
AllowsUnalignedMem = true;
|
||||
|
||||
// NEON f32 ops are non-IEEE 754 compliant. Darwin is ok with it by default.
|
||||
uint64_t Bits = getFeatureBits();
|
||||
|
Loading…
Reference in New Issue
Block a user