6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-21 02:29:22 +00:00
Code Issues Projects Releases Wiki Activity

Missing test from r216989

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@216990 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Renato Golin 2014-09-02 22:46:18 +00:00
parent ddcf3bd0a0
commit 418103c4d4
1 changed files with 34 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
test/CodeGen/ARM/pr18364-movw.ll Normal file
View File

@ -0,0 +1,34 @@
; RUN: llc < %s -mtriple=armv5te | FileCheck %s --check-prefix=V5
; RUN: llc < %s -mtriple=armv6 | FileCheck %s --check-prefix=V6
; RUN: llc < %s -mtriple=armv6t2 | FileCheck %s --check-prefix=V6T2
; RUN: llc < %s -mtriple=armv7 | FileCheck %s --check-prefix=V7
; PR18364
define i64 @f() #0 {
entry:
; V5-NOT: movw
; V6-NOT: movw
; V6T2: movw
; V7: movw
%y = alloca i64, align 8
%z = alloca i64, align 8
store i64 1, i64* %y, align 8
store i64 11579764786944, i64* %z, align 8
%0 = load i64* %y, align 8
%1 = load i64* %z, align 8
%sub = sub i64 %0, %1
ret i64 %sub
}
define i64 @g(i64 %a, i32 %b) #0 {
entry:
; V5-NOT: movw
; V6-NOT: movw
; V6T2: movw
; V7: movw
%0 = mul i64 %a, 86400000
%mul = add i64 %0, -210866803200000
%conv = sext i32 %b to i64
%add = add nsw i64 %mul, %conv
ret i64 %add
}