6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-14 11:32:34 +00:00
Code Issues Projects Releases Wiki Activity

Print some new nodes

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@21001 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-04-02 03:30:42 +00:00
parent 14c5b53c03
commit 41be951a47
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -924,7 +924,9 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
default:
// FIXME: MEMOIZE!!
SDNode *N = new SDNode(Opcode, Children);
if (Opcode != ISD::ADD_PARTS && Opcode != ISD::SUB_PARTS) {
if (Opcode != ISD::ADD_PARTS && Opcode != ISD::SUB_PARTS &&
Opcode != ISD::SRA_PARTS && Opcode != ISD::SRL_PARTS &&
Opcode != ISD::SHL_PARTS) {
N->setValueTypes(VT);
} else {
std::vector<MVT::ValueType> V(N->getNumOperands()/2, VT);
@ -1131,6 +1133,9 @@ const char *SDNode::getOperationName() const {
case ISD::SELECT: return "select";
case ISD::ADD_PARTS: return "add_parts";
case ISD::SUB_PARTS: return "sub_parts";
case ISD::SHL_PARTS: return "shl_parts";
case ISD::SRA_PARTS: return "sra_parts";
case ISD::SRL_PARTS: return "srl_parts";
// Conversion operators.
case ISD::SIGN_EXTEND: return "sign_extend";