6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-07 12:28:24 +00:00
Code Issues Projects Releases Wiki Activity

Always check the type of node. This prevents situations such as selecting 32-bit rotate target instruction for a 64-bit node when 64-bit pattern is missing.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@41710 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2007-09-04 20:18:28 +00:00
parent 5fd22a84fd
commit 425e8c7eae
1 changed files with 31 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
utils/TableGen/DAGISelEmitter.cpp
View File

@@ -3811,11 +3811,6 @@ void DAGISelEmitter::EmitInstructionSelector(std::ostream &OS) {
OpcodeVTMap.find(OpName);
std::vector<std::string> &OpVTs = OpVTI->second;
OS << " case " << OpName << ": {\n";
if (OpVTs.size() == 1) {
std::string &VTStr = OpVTs[0];
OS << " return Select_" << getLegalCName(OpName)
<< VTStr << "(N);\n";
} else {
// Keep track of whether we see a pattern that has an iPtr result.
bool HasPtrPattern = false;
bool HasDefaultPattern = false;
@@ -3851,7 +3846,6 @@ void DAGISelEmitter::EmitInstructionSelector(std::ostream &OS) {
OS << " break;\n";
OS << " }\n";
OS << " break;\n";
}
OS << " }\n";
}