mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-05 13:26:55 +00:00
Fix new CodeEmitter stuff to follow LLVM codying style. Patch by Aaron Gray
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@72697 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -32,7 +32,7 @@ namespace {
|
||||
class AlphaCodeEmitter {
|
||||
MachineCodeEmitter &MCE;
|
||||
public:
|
||||
AlphaCodeEmitter( MachineCodeEmitter &mce) : MCE(mce) {}
|
||||
AlphaCodeEmitter(MachineCodeEmitter &mce) : MCE(mce) {}
|
||||
|
||||
/// getBinaryCodeForInstr - This function, generated by the
|
||||
/// CodeEmitterGenerator using TableGen, produces the binary encoding for
|
||||
@@ -42,25 +42,25 @@ namespace {
|
||||
|
||||
/// getMachineOpValue - evaluates the MachineOperand of a given MachineInstr
|
||||
|
||||
unsigned getMachineOpValue(const MachineInstr &MI, const MachineOperand &MO);
|
||||
unsigned getMachineOpValue(const MachineInstr &MI,
|
||||
const MachineOperand &MO);
|
||||
};
|
||||
|
||||
template <class machineCodeEmitter>
|
||||
template <class CodeEmitter>
|
||||
class VISIBILITY_HIDDEN Emitter : public MachineFunctionPass,
|
||||
public AlphaCodeEmitter
|
||||
{
|
||||
const AlphaInstrInfo *II;
|
||||
TargetMachine &TM;
|
||||
machineCodeEmitter &MCE;
|
||||
TargetMachine &TM;
|
||||
CodeEmitter &MCE;
|
||||
|
||||
public:
|
||||
static char ID;
|
||||
explicit Emitter(TargetMachine &tm, machineCodeEmitter &mce)
|
||||
: MachineFunctionPass(&ID), AlphaCodeEmitter( mce),
|
||||
explicit Emitter(TargetMachine &tm, CodeEmitter &mce)
|
||||
: MachineFunctionPass(&ID), AlphaCodeEmitter(mce),
|
||||
II(0), TM(tm), MCE(mce) {}
|
||||
Emitter(TargetMachine &tm, machineCodeEmitter &mce,
|
||||
const AlphaInstrInfo& ii)
|
||||
: MachineFunctionPass(&ID), AlphaCodeEmitter( mce),
|
||||
Emitter(TargetMachine &tm, CodeEmitter &mce, const AlphaInstrInfo& ii)
|
||||
: MachineFunctionPass(&ID), AlphaCodeEmitter(mce),
|
||||
II(&ii), TM(tm), MCE(mce) {}
|
||||
|
||||
bool runOnMachineFunction(MachineFunction &MF);
|
||||
@@ -75,25 +75,25 @@ namespace {
|
||||
void emitBasicBlock(MachineBasicBlock &MBB);
|
||||
};
|
||||
|
||||
template <class machineCodeEmitter>
|
||||
char Emitter<machineCodeEmitter>::ID = 0;
|
||||
template <class CodeEmitter>
|
||||
char Emitter<CodeEmitter>::ID = 0;
|
||||
}
|
||||
|
||||
/// createAlphaCodeEmitterPass - Return a pass that emits the collected Alpha code
|
||||
/// to the specified MCE object.
|
||||
/// createAlphaCodeEmitterPass - Return a pass that emits the collected Alpha
|
||||
/// code to the specified MCE object.
|
||||
|
||||
FunctionPass *llvm::createAlphaCodeEmitterPass( AlphaTargetMachine &TM,
|
||||
FunctionPass *llvm::createAlphaCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
MachineCodeEmitter &MCE) {
|
||||
return new Emitter<MachineCodeEmitter>(TM, MCE);
|
||||
}
|
||||
|
||||
FunctionPass *llvm::createAlphaJITCodeEmitterPass( AlphaTargetMachine &TM,
|
||||
JITCodeEmitter &JCE) {
|
||||
FunctionPass *llvm::createAlphaJITCodeEmitterPass(AlphaTargetMachine &TM,
|
||||
JITCodeEmitter &JCE) {
|
||||
return new Emitter<JITCodeEmitter>(TM, JCE);
|
||||
}
|
||||
|
||||
template <class machineCodeEmitter>
|
||||
bool Emitter<machineCodeEmitter>::runOnMachineFunction(MachineFunction &MF) {
|
||||
template <class CodeEmitter>
|
||||
bool Emitter<CodeEmitter>::runOnMachineFunction(MachineFunction &MF) {
|
||||
II = ((AlphaTargetMachine&)MF.getTarget()).getInstrInfo();
|
||||
|
||||
do {
|
||||
@@ -105,8 +105,8 @@ bool Emitter<machineCodeEmitter>::runOnMachineFunction(MachineFunction &MF) {
|
||||
return false;
|
||||
}
|
||||
|
||||
template <class machineCodeEmitter>
|
||||
void Emitter<machineCodeEmitter>::emitBasicBlock(MachineBasicBlock &MBB) {
|
||||
template <class CodeEmitter>
|
||||
void Emitter<CodeEmitter>::emitBasicBlock(MachineBasicBlock &MBB) {
|
||||
MCE.StartMachineBasicBlock(&MBB);
|
||||
for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
|
||||
I != E; ++I) {
|
||||
@@ -165,7 +165,7 @@ static unsigned getAlphaRegNumber(unsigned Reg) {
|
||||
}
|
||||
|
||||
unsigned AlphaCodeEmitter::getMachineOpValue(const MachineInstr &MI,
|
||||
const MachineOperand &MO) {
|
||||
const MachineOperand &MO) {
|
||||
|
||||
unsigned rv = 0; // Return value; defaults to 0 for unhandled cases
|
||||
// or things that get fixed up later by the JIT.
|
||||
|
Reference in New Issue
Block a user