6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-02 22:04:55 +00:00
Code Issues Projects Releases Wiki Activity

Fix Comments.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@147238 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jakob Stoklund Olesen 2011-12-24 04:17:01 +00:00
parent fd1d9250b2
commit 43ea32ca04
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/ARM/ARMFrameLowering.cpp
View File

@ -280,7 +280,7 @@ void ARMFrameLowering::emitPrologue(MachineFunction &MF) const {
// If we need dynamic stack realignment, do it here. Be paranoid and make // If we need dynamic stack realignment, do it here. Be paranoid and make
// sure if we also have VLAs, we have a base pointer for frame access. // sure if we also have VLAs, we have a base pointer for frame access.
// If aligned NEON registers were sp[illed, the stack has already been // If aligned NEON registers were spilled, the stack has already been
// realigned. // realigned.
if (!AFI->getNumAlignedDPRCS2Regs() && RegInfo->needsStackRealignment(MF)) { if (!AFI->getNumAlignedDPRCS2Regs() && RegInfo->needsStackRealignment(MF)) {
unsigned MaxAlign = MFI->getMaxAlignment(); unsigned MaxAlign = MFI->getMaxAlignment();
@ -715,8 +715,8 @@ void ARMFrameLowering::emitPopInst(MachineBasicBlock &MBB,
} }
/// Emit aligned spill instructions for NumAlignedDPRCS2Regs D-registers /// Emit aligned spill instructions for NumAlignedDPRCS2Regs D-registers
/// starting from d8. It is assumed that the stack will be realigned before /// starting from d8. Also insert stack realignment code and leave the stack
/// these instructions are executed. /// pointer pointing to the d8 spill slot.
static void emitAlignedDPRCS2Spills(MachineBasicBlock &MBB, static void emitAlignedDPRCS2Spills(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI, MachineBasicBlock::iterator MI,
unsigned NumAlignedDPRCS2Regs, unsigned NumAlignedDPRCS2Regs,