6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-19 02:25:01 +00:00
Code Issues Projects Releases Wiki Activity

This target doesn't support fabs/fneg yet.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@21010 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2005-04-02 05:03:24 +00:00
parent 2c8086f4b9
commit 43fdea070c
4 changed files with 15 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Alpha/AlphaISelPattern.cpp
View File

@@ -75,6 +75,10 @@ namespace {
setOperationAction(ISD::MEMSET , MVT::Other, Expand); setOperationAction(ISD::MEMSET , MVT::Other, Expand);
setOperationAction(ISD::MEMCPY , MVT::Other, Expand); setOperationAction(ISD::MEMCPY , MVT::Other, Expand);
// We don't support these yet.
setOperationAction(ISD::FNEG , MVT::f64 , Expand);
setOperationAction(ISD::FABS , MVT::f64 , Expand);
//Doesn't work yet //Doesn't work yet
setOperationAction(ISD::SETCC , MVT::f32, Promote); setOperationAction(ISD::SETCC , MVT::f32, Promote);

3
lib/Target/IA64/IA64ISelPattern.cpp
View File

@@ -80,6 +80,9 @@ namespace {
setOperationAction(ISD::MEMSET , MVT::Other, Expand); setOperationAction(ISD::MEMSET , MVT::Other, Expand);
setOperationAction(ISD::MEMCPY , MVT::Other, Expand); setOperationAction(ISD::MEMCPY , MVT::Other, Expand);
// We don't support these yet.
setOperationAction(ISD::FNEG , MVT::f64 , Expand);
setOperationAction(ISD::FABS , MVT::f64 , Expand);
computeRegisterProperties(); computeRegisterProperties();

4
lib/Target/PowerPC/PPCISelPattern.cpp
View File

@@ -53,6 +53,10 @@ namespace {
// PowerPC has an i16 but no i8 (or i1) SEXTLOAD // PowerPC has an i16 but no i8 (or i1) SEXTLOAD
setOperationAction(ISD::SEXTLOAD, MVT::i1, Expand); setOperationAction(ISD::SEXTLOAD, MVT::i1, Expand);
setOperationAction(ISD::SEXTLOAD, MVT::i8, Expand); setOperationAction(ISD::SEXTLOAD, MVT::i8, Expand);
// We don't support these yet.
setOperationAction(ISD::FNEG , MVT::f64 , Expand);
setOperationAction(ISD::FABS , MVT::f64 , Expand);
addLegalFPImmediate(+0.0); // Necessary for FSEL addLegalFPImmediate(+0.0); // Necessary for FSEL
addLegalFPImmediate(-0.0); // addLegalFPImmediate(-0.0); //

4
lib/Target/X86/X86ISelPattern.cpp
View File

@@ -63,6 +63,10 @@ namespace {
setOperationAction(ISD::FP_ROUND_INREG , MVT::f32 , Expand); setOperationAction(ISD::FP_ROUND_INREG , MVT::f32 , Expand);
setOperationAction(ISD::SEXTLOAD , MVT::i1 , Expand); setOperationAction(ISD::SEXTLOAD , MVT::i1 , Expand);
setOperationAction(ISD::SREM , MVT::f64 , Expand); setOperationAction(ISD::SREM , MVT::f64 , Expand);
// We don't support these yet.
setOperationAction(ISD::FNEG , MVT::f64 , Expand);
setOperationAction(ISD::FABS , MVT::f64 , Expand);
// These should be promoted to a larger select which is supported. // These should be promoted to a larger select which is supported.
/**/ setOperationAction(ISD::SELECT , MVT::i1 , Promote); /**/ setOperationAction(ISD::SELECT , MVT::i1 , Promote);