6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-28 06:32:09 +00:00
Code Issues Projects Releases Wiki Activity

Remove debugging printout :)

Browse Source 
Add a minor compile time win, no codegen change.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26368 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-02-25 02:03:40 +00:00
parent 540fec6b38
commit 47cb7173ea
1 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/CodeGen/VirtRegMap.cpp
View File

@ -419,8 +419,12 @@ namespace {
// register.
if (Op.PhysRegReused == PhysReg) {
// Yup, use the reload register that we didn't use before.
return GetRegForReload(Op.AssignedPhysReg, MI,
Spills, MaybeDeadStores);
unsigned NewReg = Op.AssignedPhysReg;
// Remove the record for the previous reuse. We know it can never be
// invalidated now.
Reuses.erase(Reuses.begin()+ro);
return GetRegForReload(NewReg, MI, Spills, MaybeDeadStores);
} else {
// Otherwise, we might also have a problem if a previously reused
// value aliases the new register. If so, codegen the previous reload
@ -487,9 +491,6 @@ void LocalSpiller::RewriteMBB(MachineBasicBlock &MBB, const VirtRegMap &VRM) {
bool *PhysRegsUsed = MBB.getParent()->getUsedPhysregs();
if (MBB.getBasicBlock()->getName() == "endif.3.i")
std::cerr << "HERE\n";
for (MachineBasicBlock::iterator MII = MBB.begin(), E = MBB.end();
MII != E; ) {
MachineInstr &MI = *MII;