6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-27 14:34:58 +00:00
Code Issues Projects Releases Wiki Activity

add a node

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26879 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-03-19 23:42:51 +00:00
parent 074ad68d5a
commit 49c6d3eba8
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
include/llvm/CodeGen/SelectionDAGNodes.h
View File

@ -157,6 +157,15 @@ namespace ISD {
/// type) with the element at IDX replaced with VAL.
INSERT_VECTOR_ELT,
/// VECTOR_SHUFFLE(VEC1, VEC2, SHUFFLEVEC) - Returns a vector, of the same
/// type as VEC1/VEC2. SHUFFLEVEC is a BUILD_VECTOR of constant int values
/// (regardless of whether its datatype is legal or not) that indicate
/// which value each result element will get. The elements of VEC1/VEC2 are
/// enumerated in order. This is quite similar to the Altivec 'vperm'
/// instruction, except that the indices must be constants and are in terms
/// of the element size of VEC1/VEC2, not in terms of bytes.
VECTOR_SHUFFLE,
/// BINOP(LHS, RHS, COUNT,TYPE)
/// Simple abstract vector operators. Unlike the integer and floating point
/// binary operators, these nodes also take two additional operands: