6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-25 13:24:46 +00:00
Code Issues Projects Releases Wiki Activity

Add ISD::isBuildVectorAllZeros predicate

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27147 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2006-03-26 09:50:58 +00:00
parent 10d7fa62ff
commit 4a147842eb
2 changed files with 28 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@@ -101,6 +101,30 @@ bool ISD::isBuildVectorAllOnesInteger(const SDNode *N) {
}
/// isBuildVectorAllZeros - Return true if the specified node is a
/// BUILD_VECTOR where all of the elements are 0 or undef.
bool ISD::isBuildVectorAllZeros(const SDNode *N) {
if (N->getOpcode() != ISD::BUILD_VECTOR) return false;
bool AllUndef = true;
for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i) {
SDOperand Elt = N->getOperand(i);
if (Elt.getOpcode() != ISD::UNDEF) {
AllUndef = false;
if (isa<ConstantSDNode>(Elt)) {
if (!cast<ConstantSDNode>(Elt)->isNullValue())
return false;
} else if (isa<ConstantFPSDNode>(Elt)) {
if (!cast<ConstantFPSDNode>(Elt)->isExactlyValue(0.0))
return false;
} else
return false;
}
}
return !AllUndef;
}
/// getSetCCSwappedOperands - Return the operation corresponding to (Y op X)
/// when given the operation for (X op Y).
ISD::CondCode ISD::getSetCCSwappedOperands(ISD::CondCode Operation) {