6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-25 14:32:53 +00:00
Code Issues Projects Releases Wiki Activity

Use punpckh and unpckh family of nodes instead of using unpckh mask pattern fragment

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@112942 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bruno Cardoso Lopes 2010-09-03 01:39:08 +00:00
parent eb0c3d3729
commit 4b0c9f3e73
1 changed files with 23 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
lib/Target/X86/X86ISelLowering.cpp
View File

@ -2609,9 +2609,11 @@ static bool isTargetShuffle(unsigned Opcode) {
case X86ISD::PUNPCKLDQ: case X86ISD::PUNPCKLDQ:
case X86ISD::PUNPCKLQDQ: case X86ISD::PUNPCKLQDQ:
case X86ISD::UNPCKHPS: case X86ISD::UNPCKHPS:
case X86ISD::UNPCKHPD:
case X86ISD::PUNPCKHWD: case X86ISD::PUNPCKHWD:
case X86ISD::PUNPCKHBW: case X86ISD::PUNPCKHBW:
case X86ISD::PUNPCKHDQ: case X86ISD::PUNPCKHDQ:
case X86ISD::PUNPCKHQDQ:
return true; return true;
} }
return false; return false;
@ -2672,9 +2674,11 @@ static SDValue getTargetShuffleNode(unsigned Opc, DebugLoc dl, EVT VT,
case X86ISD::PUNPCKLDQ: case X86ISD::PUNPCKLDQ:
case X86ISD::PUNPCKLQDQ: case X86ISD::PUNPCKLQDQ:
case X86ISD::UNPCKHPS: case X86ISD::UNPCKHPS:
case X86ISD::UNPCKHPD:
case X86ISD::PUNPCKHWD: case X86ISD::PUNPCKHWD:
case X86ISD::PUNPCKHBW: case X86ISD::PUNPCKHBW:
case X86ISD::PUNPCKHDQ: case X86ISD::PUNPCKHDQ:
case X86ISD::PUNPCKHQDQ:
return DAG.getNode(Opc, dl, VT, V1, V2); return DAG.getNode(Opc, dl, VT, V1, V2);
} }
return SDValue(); return SDValue();
@ -5223,6 +5227,20 @@ static unsigned getUNPCKLOpcode(EVT VT) {
return 0; return 0;
} }
static unsigned getUNPCKHOpcode(EVT VT) {
switch(VT.getSimpleVT().SimpleTy) {
case MVT::v4i32: return X86ISD::PUNPCKHDQ;
case MVT::v2i64: return X86ISD::PUNPCKHQDQ;
case MVT::v4f32: return X86ISD::UNPCKHPS;
case MVT::v2f64: return X86ISD::UNPCKHPD;
case MVT::v16i8: return X86ISD::PUNPCKHBW;
case MVT::v8i16: return X86ISD::PUNPCKHWD;
default:
llvm_unreachable("Unknow type for unpckh");
}
return 0;
}
SDValue SDValue
X86TargetLowering::LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG) const { X86TargetLowering::LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG) const {
ShuffleVectorSDNode *SVOp = cast<ShuffleVectorSDNode>(Op); ShuffleVectorSDNode *SVOp = cast<ShuffleVectorSDNode>(Op);
@ -5413,7 +5431,8 @@ X86TargetLowering::LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG) const {
Op : getTargetShuffleNode(getUNPCKLOpcode(VT), dl, VT, V1, V2, DAG); Op : getTargetShuffleNode(getUNPCKLOpcode(VT), dl, VT, V1, V2, DAG);
if (X86::isUNPCKHMask(SVOp)) if (X86::isUNPCKHMask(SVOp))
return Op; return (isMMX) ?
Op : getTargetShuffleNode(getUNPCKHOpcode(VT), dl, VT, V1, V2, DAG);
if (V2IsSplat) { if (V2IsSplat) {
// Normalize mask so all entries that point to V2 points to its first // Normalize mask so all entries that point to V2 points to its first
@ -5438,10 +5457,11 @@ X86TargetLowering::LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG) const {
if (X86::isUNPCKLMask(NewSVOp)) if (X86::isUNPCKLMask(NewSVOp))
return (isMMX) ? return (isMMX) ?
Op : getTargetShuffleNode(getUNPCKLOpcode(VT), dl, VT, V2, V1, DAG); NewOp : getTargetShuffleNode(getUNPCKLOpcode(VT), dl, VT, V2, V1, DAG);
if (X86::isUNPCKHMask(NewSVOp)) if (X86::isUNPCKHMask(NewSVOp))
return NewOp; return (isMMX) ?
NewOp : getTargetShuffleNode(getUNPCKHOpcode(VT), dl, VT, V2, V1, DAG);
} }
// FIXME: for mmx, bitcast v2i32 to v4i16 for shuffle. // FIXME: for mmx, bitcast v2i32 to v4i16 for shuffle.