6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-05 13:26:55 +00:00
Code Issues Projects Releases Wiki Activity

Add m[tf]vscr instructions.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27421 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2006-04-05 00:03:57 +00:00
parent 1c89482e46
commit 4d9100ddc9
2 changed files with 34 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

27
lib/Target/PowerPC/PPCInstrFormats.td
View File

@@ -697,6 +697,33 @@ class VXForm_3<bits<11> xo, dag OL, string asmstr,
let Inst{21-31} = xo;
}
/// VXForm_4 - VX instructions with "VD,0,0" register fields, like mfvscr.
class VXForm_4<bits<11> xo, dag OL, string asmstr,
InstrItinClass itin, list<dag> pattern>
: I<4, OL, asmstr, itin> {
bits<5> VD;
let Pattern = pattern;
let Inst{6-10} = VD;
let Inst{11-15} = 0;
let Inst{16-20} = 0;
let Inst{21-31} = xo;
}
/// VXForm_5 - VX instructions with "0,0,VB" register fields, like mtvscr.
class VXForm_5<bits<11> xo, dag OL, string asmstr,
InstrItinClass itin, list<dag> pattern>
: I<4, OL, asmstr, itin> {
bits<5> VB;
let Pattern = pattern;
let Inst{6-10} = 0;
let Inst{11-15} = 0;
let Inst{16-20} = VB;
let Inst{21-31} = xo;
}
// E-4 VXR-Form
class VXRForm_1<bits<10> xo, dag OL, string asmstr,