mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-11 10:31:40 +00:00
Add missing whitespace in the formatting.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@126687 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2ddfd95d40
commit
4da434cd40
@ -1720,7 +1720,7 @@ static bool DisassembleThumb2BrMiscCtrl(MCInst &MI, unsigned Opcode,
|
||||
}
|
||||
|
||||
// Some instructions have predicate operands first before the immediate.
|
||||
if(Opcode == ARM::tBLXi_r9 || Opcode == ARM::tBLr9) {
|
||||
if (Opcode == ARM::tBLXi_r9 || Opcode == ARM::tBLr9) {
|
||||
// Handling the two predicate operands before the imm operand.
|
||||
if (B->DoPredicateOperands(MI, Opcode, insn, NumOps))
|
||||
NumOpsAdded += 2;
|
||||
|
Loading…
x
Reference in New Issue
Block a user