mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 19:29:31 +00:00
Fix obvious type-o
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5932 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2b5f2c1a64
commit
4deaf3b5c0
@ -443,7 +443,7 @@ UltraSparcInstrInfo::CreateCodeToLoadConst(const TargetMachine& target,
|
||||
|
||||
if (opSize > destSize ||
|
||||
(val->getType()->isSigned()
|
||||
&& destSize < target.getTargetData().getIntegerRegize()))
|
||||
&& destSize < target.getTargetData().getIntegerRegSize()))
|
||||
{ // operand is larger than dest,
|
||||
// OR both are equal but smaller than the full register size
|
||||
// AND operand is signed, so it may have extra sign bits:
|
||||
|
@ -759,7 +759,7 @@ CreateShiftInstructions(const TargetMachine& target,
|
||||
Value* shiftDest = destVal;
|
||||
unsigned opSize = target.getTargetData().getTypeSize(argVal1->getType());
|
||||
if ((shiftOpCode == SLL || shiftOpCode == SLLX)
|
||||
&& opSize < target.getTargetData().getIntegerRegize())
|
||||
&& opSize < target.getTargetData().getIntegerRegSize())
|
||||
{ // put SLL result into a temporary
|
||||
shiftDest = new TmpInstruction(argVal1, optArgVal2, "sllTmp");
|
||||
mcfi.addTemp(shiftDest);
|
||||
@ -2305,7 +2305,7 @@ GetInstructionsByRule(InstructionNode* subtreeRoot,
|
||||
.addReg(dest, MOTy::Def);
|
||||
mvec.push_back(M);
|
||||
}
|
||||
else if (destSize < target.getTargetData().getIntegerRegize())
|
||||
else if (destSize < target.getTargetData().getIntegerRegSize())
|
||||
assert(0 && "Unsupported type size: 32 < size < 64 bits");
|
||||
}
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user