6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-19 04:29:21 +00:00
Code Issues Projects Releases Wiki Activity

Fixes to work with updated RegAlloc

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4345 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2002-10-28 19:32:07 +00:00
parent f726e776b8
commit 4e3be2f728
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/SparcV9/SparcV9RegInfo.cpp
View File

@ -683,7 +683,7 @@ UltraSparcRegInfo::InitializeOutgoingArg(MachineInstr* CallMI,
else {
// Copy UniLRReg to the stack to pass the arg on stack.
const MachineFrameInfo& frameInfo = target.getFrameInfo();
int argOffset = frameInfo.getOutgoingArgOffset(PRA.mcInfo, argNo);
int argOffset = frameInfo.getOutgoingArgOffset(PRA.MF, argNo);
cpReg2MemMI(CallAI->InstrnsBefore,
UniLRReg, getStackPointer(), argOffset, regType);
}
@ -705,10 +705,10 @@ UltraSparcRegInfo::InitializeOutgoingArg(MachineInstr* CallMI,
// Use TmpOff to save TReg, since that may have a live value.
//
int TReg = PRA.getUniRegNotUsedByThisInst( LR->getRegClass(), CallMI );
int TmpOff = PRA.mcInfo.pushTempValue(target,
getSpilledRegSize(getRegType(LR)));
int TmpOff = PRA.MF.pushTempValue(target,
getSpilledRegSize(getRegType(LR)));
const MachineFrameInfo& frameInfo = target.getFrameInfo();
int argOffset = frameInfo.getOutgoingArgOffset(PRA.mcInfo, argNo);
int argOffset = frameInfo.getOutgoingArgOffset(PRA.MF, argNo);
MachineInstr *Ad1, *Ad2, *Ad3, *Ad4;
@ -1413,8 +1413,8 @@ UltraSparcRegInfo::insertCallerSavingCode(vector<MachineInstr*>& instrnsBefore,
// and add them to InstrnsBefore and InstrnsAfter of the
// call instruction
//
int StackOff = PRA.mcInfo.pushTempValue(target,
getSpilledRegSize(RegType));
int StackOff = PRA.MF.pushTempValue(target,
getSpilledRegSize(RegType));
vector<MachineInstr*> AdIBef, AdIAft;
@ -1709,12 +1709,12 @@ void UltraSparcRegInfo::moveInst2OrdVec(std::vector<MachineInstr *> &OrdVec,
// Now we are processing %ox of 1.
// We have to
const int UReg = DefOp.getMachineRegNum();
const int RegType = getRegType(UReg);
int UReg = DefOp.getMachineRegNum();
int RegType = getRegType(UReg);
MachineInstr *AdIBef, *AdIAft;
const int StackOff = PRA.mcInfo.pushTempValue(target,
getSpilledRegSize(RegType));
const int StackOff = PRA.MF.pushTempValue(target,
getSpilledRegSize(RegType));
// Save the UReg (%ox) on stack before it's destroyed
vector<MachineInstr*> mvec;