mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
Continuously refine the register class of REG_SEQUENCE def with all the source registers and sub-register indices.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104051 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
27e4840e03
commit
5012f9b825
@ -551,11 +551,12 @@ void InstrEmitter::EmitRegSequence(SDNode *Node,
|
||||
const TargetRegisterClass *TRC = MRI->getRegClass(SubReg);
|
||||
const TargetRegisterClass *SRC =
|
||||
TRI->getMatchingSuperRegClass(RC, TRC, SubIdx);
|
||||
//getSuperRegisterRegClass(TRC, SubIdx, Node->getValueType(0));
|
||||
if (!SRC)
|
||||
llvm_unreachable("Invalid subregister index in REG_SEQUENCE");
|
||||
if (SRC != RC)
|
||||
if (SRC != RC) {
|
||||
MRI->setRegClass(NewVReg, SRC);
|
||||
RC = SRC;
|
||||
}
|
||||
}
|
||||
AddOperand(MI, Op, i+1, &II, VRBaseMap, /*IsDebug=*/false,
|
||||
IsClone, IsCloned);
|
||||
|
Loading…
Reference in New Issue
Block a user