6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-13 09:33:50 +00:00
Code Issues Projects Releases Wiki Activity

Added fix in TableGen instruction decoder generation. The decoder now breaks for every leaf node.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@153874 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Silviu Baranga 2012-04-02 15:20:39 +00:00
parent 5004e9849a
commit 50ac2e9229
1 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
test/MC/Disassembler/ARM/ldrd-armv4.txt Normal file
View File

@ -0,0 +1,15 @@
# RUN: llvm-mc --disassemble %s -triple=armv4-linux-gnueabi |& FileCheck %s -check-prefix=V4
# RUN: llvm-mc --disassemble %s -triple=armv5te-linux-gnueabi |& FileCheck %s -check-prefix=V5TE
# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
# -------------------------------------------------------------------------------------------------
# | 0: 0: 0: 0| 0: 0: 0: 0| 0: 0: 0: 0| 0: 0: 0: 0| X: X: X: 1| X: X: X: X| 1: 1: X: 1| X: X: X: X|
# -------------------------------------------------------------------------------------------------
#
# A8.6.68 LDRD (register)
# if Rt{0} = 1 then UNDEFINED;
# V4: invalid instruction encoding
# V5TE: ldrd
0xd0 0x10 0x00 0x01