mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-12 07:37:34 +00:00
consistency with other cases, no functionality change
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23524 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
f13befb456
commit
52897f827e
@ -1058,6 +1058,8 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) {
|
||||
DestType = N.getValue(0).getValueType();
|
||||
if (Result == 1)
|
||||
Result = ExprMap[N.getValue(0)] = MakeReg(DestType);
|
||||
else
|
||||
ExprMap[N.getValue(1)] = 1;
|
||||
Tmp1 = dyn_cast<RegisterSDNode>(Node->getOperand(1))->getReg();
|
||||
if (MVT::isInteger(DestType))
|
||||
BuildMI(BB, PPC::OR, 2, Result).addReg(Tmp1).addReg(Tmp1);
|
||||
|
Loading…
x
Reference in New Issue
Block a user