6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-17 04:24:00 +00:00
Code Issues Projects Releases Wiki Activity

comments

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@157020 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Trick
2012-05-17 22:37:09 +00:00
parent 0fd4f3c8de
commit 5429a6b0d5
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
lib/CodeGen/MachineScheduler.cpp
View File

@ -1,4 +1,4 @@
//===- MachineScheduler.cpp - Machine Instruction Scheduler ---------------===//excess //===- MachineScheduler.cpp - Machine Instruction Scheduler ---------------===//
// //
// The LLVM Compiler Infrastructure // The LLVM Compiler Infrastructure
// //
@ -808,7 +808,8 @@ traceCandidate(const char *Label, unsigned QID, SUnit *SU,
} }
#endif #endif
/// Return true if the LHS reg pressure effect is better than RHS. /// pickNodeFromQueue helper that returns true if the LHS reg pressure effect is
/// more desirable than RHS from scheduling standpoint.
static bool compareRPDelta(const RegPressureDelta &LHS, static bool compareRPDelta(const RegPressureDelta &LHS,
const RegPressureDelta &RHS) { const RegPressureDelta &RHS) {
// Compare each component of pressure in decreasing order of importance // Compare each component of pressure in decreasing order of importance