6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-13 04:30:23 +00:00
Code Issues Projects Releases Wiki Activity

add cmd line option to leave dbgvalues in during post-RA sceduling. Useful

Browse Source 
while debugging what's mishandled about them in the post-RA pass.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@103805 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-05-14 21:18:04 +00:00
parent d33fa0f9e0
commit 5468e0928b
1 changed files with 14 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
lib/CodeGen/PostRASchedulerList.cpp
View File

@ -80,6 +80,12 @@ DebugMod("postra-sched-debugmod",
cl::desc("Debug control MBBs that are scheduled"), cl::desc("Debug control MBBs that are scheduled"),
cl::init(0), cl::Hidden); cl::init(0), cl::Hidden);
static cl::opt<bool>
EnablePostRADbgValue("post-RA-dbg-value",
cl::desc("Enable processing of dbg_value in post-RA"),
cl::init(false), cl::Hidden);
AntiDepBreaker::~AntiDepBreaker() { } AntiDepBreaker::~AntiDepBreaker() { }
namespace { namespace {
@ -269,11 +275,14 @@ bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) {
// scheduler has some sort of problem with DebugValue instructions that // scheduler has some sort of problem with DebugValue instructions that
// causes an assertion in LeaksContext.h to fail occasionally. Just // causes an assertion in LeaksContext.h to fail occasionally. Just
// remove all those instructions for now. // remove all those instructions for now.
for (MachineBasicBlock::iterator I = MBB->begin(), E = MBB->end(); if (!EnablePostRADbgValue) {
I != E; ) { DEBUG(dbgs() << "*** Maintaining DbgValues in PostRAScheduler\n");
MachineInstr *MI = &*I++; for (MachineBasicBlock::iterator I = MBB->begin(), E = MBB->end();
if (MI->isDebugValue()) I != E; ) {
MI->eraseFromParent(); MachineInstr *MI = &*I++;
if (MI->isDebugValue())
MI->eraseFromParent();
}
} }
// Schedule each sequence of instructions not interrupted by a label // Schedule each sequence of instructions not interrupted by a label